Access the full text.
Sign up today, get DeepDyve free for 14 days.
T. Kumar, B. Pandey, T. Das, B. Chowdhry (2014)
Mobile DDR IO Standard Based High Performance Energy Efficient Portable ALU Design on FPGAWireless Personal Communications, 76
Ke Xu, O. Choy, C. Chan, K. Pun (2007)
Power-Efficient VLSI Realization of a Complex FSM for H.264/AVC Bitstream ParsingIEEE Transactions on Circuits and Systems II: Express Briefs, 54
B. Pandey, Giuseppe Farulla, Marco Indaco, Ludovico Iovino, P. Prinetto (2019)
Design and Review of Water Management System Using Ethernet, Wi-Fi 802.11n, Modbus, and Other Communication StandardsWireless Personal Communications, 106
B. Pandey, B. Das, A. Kaur, T. Kumar, Abdul Khan, D. Hussain, G. Tomar (2017)
Performance Evaluation of FIR Filter After Implementation on Different FPGA and SOC and Its Utilization in Communication and NetworkWireless Personal Communications, 95
(2019)
Negative capacitance Iii-V finfets for ultra-low-power applications
T. Kumar, Mohamed Minver, T. Das (2015)
An Energy Efficient Design Using CSAT Approach on Ultra Scale FPGAJournal of Engineering and Technology, 1
(2020)
Digital logic design, course Ni 3201
(2020)
UltraScale + vs 7 series FPGAs: doubling performance/watt
B. Pandey, R. Mohamed, G. Tomar, D. Hussain, Yousef El-Biary (2020)
FSM BASED GREEN MEMORY DESIGN AND ITS IMPLEMENTATION ON ULTRASCALE PLUS FPGA, 7
S. Khandelwal, A. Khan, J. Duarte, A. Sachid, S. Salahuddin, C. Hu (2016)
Circuit performance analysis of negative capacitance FinFETs2016 IEEE Symposium on VLSI Technology
Shivani Madhok, Kavita Goswami, T. Kumar (2016)
Capacitance Scaling Based Energy Efficient Vedic Divider using Paravartya Yojayet on 28nm FGPAJournal of Engineering and Technology, 2
B. Pandey, N. Pandey, A. Kaur, D. Hussain, B. Das, G. Tomar (2019)
Scaling of Output Load in Energy Efficient FIR Filter for Green Communication on Ultra-Scale FPGAWireless Personal Communications, 106
The Purpose of this research is to make an energy efficient finite state machine (FSM) in order to achieve the core objective of green computing because FSM is an indispensable part of multiple computer hardware.Design/methodology/approachThis study uses ultra-scale plus FPGA architecture in place of seven-series field-programmable gate array (FPGA) for the implementation of the FSM design and also uses output load scaling for the design of environment-friendly FSM. This design study is done using Verilog Hardware description language and Vivado integrated system environment design tools and implemented on 16 nm ultra-scale FPGA architecture.FindingsThere is up to 98.57% reduction in dynamic power when operating frequency is managed as per smart job scheduling. There is up to a 21.97% reduction in static power with proper management of output load capacitance. There is up to 98.43% saving in dynamic power with the proposed management of output load capacitance.Originality/valueThe proposed design will be environment friendly that eventually leads to the green earth. This is the main motive of the research area i.e. green computing.
World Journal of Engineering – Emerald Publishing
Published: Jul 29, 2021
Keywords: Green computing; Dynamic power; Energy efficient; Environment friendly; Output load; Thermal margin
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.