Access the full text.
Sign up today, get DeepDyve free for 14 days.
Loading next page...
/lp/de-gruyter/whirlpool-sopc-implementation-hardware-software-co-design-example-93EYm3uCru
References (11)
-
(2009)
Hardware Acceleration and Coprocessing -
Paulo S.L.M, V. Rijmen (2003)
The WHIRLPOOL Hashing Function -
P. Kitsos, O. Koufopavlou (2004)
Whirlpool hash function: architecture and VLSI implementation2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), 2
-
(2010)
Spec-ifications -
(2010)
Nios II Processor Reference Handbook. n2cpu nii5v1.pdf -
P. Zalewski (2008)
FPGA design and performance analysis of SHA-512, whirlpool and PHASH hashing functions -
(2011)
Nios II Custom Instruction User Guide -
(2011)
Guidelines for Developing a Nios II HAL Device Driver -
(2004)
“Soft-core Processor Design,” -
(2002)
Embedded Systems Design, Second Edition , 2nd ed -
J. Hamblen, T. Hall (2006)
Using System-on-a-Programmable-Chip Technology to Design Embedded SystemsInt. J. Comput. Their Appl., 13
- Publisher
- de Gruyter
- Copyright
- Copyright © 2012 by the
- ISSN
- 0867-6747
- DOI
- 10.2478/v10177-012-0003-9
- Publisher site
- See Article on Publisher Site
Abstract
Whirlpool SoPC Implementation - Hardware/Software Co-Design Example The aim of this work was to design a System on Programmable Chip (SoPC), that implements the Whirlpool Hash Function (WHF) algorithm. An assumption of the project was to use an embedded soft-processor NIOS II controlling the whole system, which functionality was extended by a custom logic in order to improve the used algorithm efficiency. This paper presents the Whirlpool Hash Function realized in several SoPC configurations, which differ in implementation complexity and performance.
Journal
International Journal of Electronics and Telecommunications – de Gruyter
Published: Mar 1, 2012