Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

Ultra Low Power Design for Digital CMOS Circuits Operating Near Threshold

Ultra Low Power Design for Digital CMOS Circuits Operating Near Threshold AbstractCircuits operating in the subthreshold region are synonymous to low energy operation. However, the penalty in performance is colossal. In this paper, we investigate how designing in moderate inversion region recuperates some of that lost performance, while remaining very near to the minimum energy point. An power based minimum energy delay modeling that is continuous over the weak, moderate, and strong inversion regions is presented. The value of α is obtained through interpolation following EKV model. The effect of supply voltage and device sizing on the minimum energy and performance is determined. The proposed model is utilized to design a temperature to time generator at 32nm technology node as the application of the proposed model. The abstract goes here. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png International Journal of Electronics and Telecommunications de Gruyter

Ultra Low Power Design for Digital CMOS Circuits Operating Near Threshold

Loading next page...
 
/lp/de-gruyter/ultra-low-power-design-for-digital-cmos-circuits-operating-near-Wid8AUersH
Publisher
de Gruyter
Copyright
© by Shruti Kalra
ISSN
2300-1933
eISSN
2300-1933
DOI
10.1515/eletel-2017-0050
Publisher site
See Article on Publisher Site

Abstract

AbstractCircuits operating in the subthreshold region are synonymous to low energy operation. However, the penalty in performance is colossal. In this paper, we investigate how designing in moderate inversion region recuperates some of that lost performance, while remaining very near to the minimum energy point. An power based minimum energy delay modeling that is continuous over the weak, moderate, and strong inversion regions is presented. The value of α is obtained through interpolation following EKV model. The effect of supply voltage and device sizing on the minimum energy and performance is determined. The proposed model is utilized to design a temperature to time generator at 32nm technology node as the application of the proposed model. The abstract goes here.

Journal

International Journal of Electronics and Telecommunicationsde Gruyter

Published: Nov 27, 2017

There are no references for this article.