Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

Hardware Accelerated Simulation of Crest Factor Reduction Block for Mobile Telecommunications

Hardware Accelerated Simulation of Crest Factor Reduction Block for Mobile Telecommunications Abstract This paper reports results of the hardware accelerated simulations of the crest factor reduction (CFR) block which is a common element of the radio signal processing path in base stations for mobile telecommunications. Presented approach increases productivity of radio system architects by shortening the time of model architecture evaluation. This enables unprecedented scale of CFR parameter optimization which requires thousands of simulation runs. We use FPGA device and Xilinx System Generator for DSP technology in order to model CFR block in MATLAB/Simulink environment, implement the accelerator and use it for mixed hardware-software simulation. Reported approach reduces simulation time by 70%, provides straightforward use of fixed-point arithmetic and lowers power consumption by 73% at the cost of constant and relatively low overhead on model development. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png International Journal of Electronics and Telecommunications de Gruyter

Hardware Accelerated Simulation of Crest Factor Reduction Block for Mobile Telecommunications

Loading next page...
 
/lp/de-gruyter/hardware-accelerated-simulation-of-crest-factor-reduction-block-for-5Yyiltxv4v

References

References for this paper are not available at this time. We will be adding them shortly, thank you for your patience.

Publisher
de Gruyter
Copyright
Copyright © 2012 by the
ISSN
0867-6747
DOI
10.2478/v10177-012-0050-2
Publisher site
See Article on Publisher Site

Abstract

Abstract This paper reports results of the hardware accelerated simulations of the crest factor reduction (CFR) block which is a common element of the radio signal processing path in base stations for mobile telecommunications. Presented approach increases productivity of radio system architects by shortening the time of model architecture evaluation. This enables unprecedented scale of CFR parameter optimization which requires thousands of simulation runs. We use FPGA device and Xilinx System Generator for DSP technology in order to model CFR block in MATLAB/Simulink environment, implement the accelerator and use it for mixed hardware-software simulation. Reported approach reduces simulation time by 70%, provides straightforward use of fixed-point arithmetic and lowers power consumption by 73% at the cost of constant and relatively low overhead on model development.

Journal

International Journal of Electronics and Telecommunicationsde Gruyter

Published: Dec 1, 2012

There are no references for this article.