Access the full text.
Sign up today, get DeepDyve free for 14 days.
Charles Clos (1953)
A study of non-blocking switching networksBell System Technical Journal, 32
(2002)
RapidIO interconnect specification documentation overview. Specification
T. Nohara, P. Weber, A. Premji, C. Livingstone (2000)
SAR-GMTI processing with Canada's Radarsat 2 satelliteProceedings of the IEEE 2000 Adaptive Systems for Signal Processing, Communications, and Control Symposium (Cat. No.00EX373)
A. Choudhary, W. Liao, D. Weiner, P. Varshney, R. Linderman, M. Linderman, Russell Brown (1998)
Design, implementation and evaluation of parallel pipelined STAP on parallel computersProceedings of the First Merged International Parallel Processing Symposium and Symposium on Parallel and Distributed Processing
(2006)
Virtex-4 Family Overview
T. Hacker (2000)
Performance Analysis of a space Based GMTI Radar System Using Separated Spacecraft Interferometry
I. Xilinx (2004)
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete data sheet
(2002)
RapidIO interconnect specification documentation overview
David Bueno, C. Conger, Adam Leko, I. Troxel, A. George (2004)
Virtual Prototyping and Performance Analysis of RapidIO-Based System Architectures for Space-Based Radar
Russell Brown, Richard Linderman (1997)
Algorithm development for an airborne real-time STAP demonstrationProceedings of the 1997 IEEE National Radar Conference
G. Schorcht, I. Troxel, K. Farhangian, P. Unger, Daniel Zinn, C. Mick, A. George, H. Salzwedel (2003)
System-level simulation modeling with MLDesigner11th IEEE/ACM International Symposium on Modeling, Analysis and Simulation of Computer Telecommunications Systems, 2003. MASCOTS 2003.
M. Linderman, R. Linderman (1997)
Real-time STAP demonstration on an embedded high performance computerProceedings of the 1997 IEEE National Radar Conference
(1996)
STAP processing on multiprocessor systems: Distribution of 3-D data sets and processor allocation for efficient interprocessor communication
S. Fuller (2004)
RapidIO: The Embedded System Interconnect
Article 18, Publication date: February 2010
J. Kepner, T. Currie, Hahn Kim, A. McCabe, B. Mathew, Michael Moore, D. Rabinkin, A. Reuther, Andrew Rhoades, N. Travinin, L. Tella (2004)
Deployment of SAR and GMTI Signal Processing on a Boeing 707 Aircraft Using pMatlab and a Bladed Linux Cluster
(2008)
Received May
D. Culler, J. Singh, Anoop Gupta (1998)
Parallel computer architecture - a hardware / software approach
(2006)
Virtex-4 Family Overview. Preliminary product specification
(2006)
Enhanced fault tolerance for on board FPGA based reconfigurable computing
(1997)
CompactPCI specification short form PICMG 2.0 R2.1. Specification
Myungho Lee, V. Prasanna (1997)
High Throughput-Rate Parallel Algorithms for Space Time Adaptive Processing
S. Fuller (2005)
RapidIO®: The Embedded System Interconnect: Fuller/RapidIO: The Embedded System Interconnect
(1997)
The VMEbus Handbook
David Bueno, C. Conger, Adam Leko, I. Troxel, A. George (2005)
RapidIO-based Space System Architectures for Synthetic Aperture Radar and Ground Moving Target Indicator
David Bueno, C. Conger, A. George, I. Troxel, Adam Leko (2007)
RapidIO for radar processing in advanced space systemsACM Trans. Embed. Comput. Syst., 7
T. Hacker, R. Sedwick (1999)
Space-based GMTI radar using separated spacecraft interferometry
(1997)
The VMEbus Handbook, 4th ed
David Bueno, Adam Leko, C. Conger, I. Troxel, A. George (2004)
Simulative analysis of the RapidIO embedded interconnect architecture for real-time, network-intensive applications29th Annual IEEE International Conference on Local Computer Networks
I. Troxel, E. Grobelny, G. Cieslewski, J. Curreri, M. Fischer, A. George (2006)
Reliable Management Services for COTS-based Space Systems and Applications
In this article, we study optimization of a RapidIO network and FPGA-based computation engines to address the taxing requirements of a set of real-time Ground-Moving Target Indicators (GMTI) and Synthetic Aperture Radar (SAR) kernels for Space-Based Radar (SBR). By employing a RapidIO hardware testbed and validated simulation, we determine key trade-offs in design of reconfigurable systems for GMTI and SAR in terms of processing, memory, and network throughput. In addition, we study considerations for timely delivery of latency-sensitive control traffic present in many satellite applications. Based on our results, we propose architectural modifications to further improve performance of SBR systems.
ACM Transactions on Embedded Computing Systems (TECS) – Association for Computing Machinery
Published: Feb 1, 2010
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.