Access the full text.
Sign up today, get DeepDyve free for 14 days.
C. Paukovits, H. Kopetz (2008)
Concepts of Switching in the Time-Triggered Network-on-Chip2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications
(2008)
Survey of network-on-chip proposals
L. Benini, G. Micheli (2002)
Networks on Chips: A New SoC ParadigmComputer, 35
Keith Knauber, Biao Chen (1999)
Supporting preemption in wormhole networksProceedings. Twenty-Third Annual International Computer Software and Applications Conference (Cat. No.99CB37032)
S. Schliecker, Mircea Negrean, R. Ernst (2010)
Bounding the shared resource load for the performance analysis of multiprocessor systems2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)
J. Draper, Joydeep Ghosh (1994)
A Comprehensive Analytical Model for Wormhole Routng in Multicomputer SystemsJ. Parallel Distributed Comput., 23
(2014)
Article 113, Publication date
J. Boudec, Patrick Thiran (2001)
Network Calculus: A Theory of Deterministic Queuing Systems for the Internet
(2011)
Tile processor: user architecture manual
Sunggu Lee (2003)
Real-time wormhole channelsJ. Parallel Distributed Comput., 63
W. Dally (1990)
Virtual-channel flow control[1990] Proceedings. The 17th Annual International Symposium on Computer Architecture
(2011)
Tile processor: User architecture manual. www.tilera.com/scm/docs/UG101-User-Architecture- Reference.pdf
R. Pellizzoni, A. Schranzhofer, Jian-Jia Chen, M. Caccamo, L. Thiele (2010)
Worst case delay analysis for memory interference in multicore systems2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)
Jonas Diemer, R. Ernst (2010)
Back Suction: Service Guarantees for Latency-Sensitive On-chip Networks2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Zheng Shi, A. Burns (2008)
Real-Time Communication Analysis for On-Chip Networks with Wormhole SwitchingSecond ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008)
Thomas Ferrandiz, F. Frances, C. Fraboul (2009)
A method of computation for worst-case delay analysis on SpaceWire networks2009 IEEE International Symposium on Industrial Embedded Systems
Yue Qian, Zhonghai Lu, Wenhua Dou (2010)
Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29
Zhonghai Lu, A. Jantsch, I. Sander (2005)
Feasibility analysis of messages for on-chip networks using wormhole routingProceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005., 2
On-chip Interconnection Architecture of the Tile Processor Imesh, the Tile Processor Architecture's On-chip Interconnection Network, Connects the Multicore Processor's Tiles with Five 2d Mesh Networks, Each Specialized for a Different Use. Taking Advantage of the Five Networks, the C
D. Dasari, Björn Andersson, Vincent Nélis, Stefan Petters, A. Easwaran, Jinkyu Lee (2011)
Response Time Analysis of COTS-Based Multicores Considering the Contention on the Shared Memory Bus2011IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications
Dara Rahmati, S. Murali, L. Benini, F. Angiolini, G. Micheli, H. Sarbazi-Azad (2009)
A method for calculating hard QoS guarantees for Networks-on-Chip2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers
Thomas Ferrandiz, F. Frances, C. Fraboul (2012)
A Sensitivity Analysis of Two Worst-Case Delay Computation Methods for SpaceWire Networks2012 24th Euromicro Conference on Real-Time Systems
Max Aron (2010)
The single-chip cloud computer
(2010)
The single-chip-cloud computer. http://www.intel.com/content/dam/www/public/us/en/ documents/technology-briefs/intel-labs-singlechip-cloud-article.pdf
W. Dally, C. Seitz (2005)
The torus routing chipDistributed Computing, 1
Thomas Ferrandiz, F. Frances, C. Fraboul (2011)
Using Network Calculus to compute end-to-end delays in SpaceWire networksSIGBED Rev., 8
K. Goossens, J. Dielissen, A. Radulescu (2005)
AEthereal network on chip: concepts, architectures, and implementationsIEEE Design & Test of Computers, 22
Jingcao Hu, R. Marculescu (2003)
Energy-aware mapping for tile-based NoC architectures under performance constraintsProceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.
NoC Contention Analysis Using a Branch-and-Prune Algorithm ´ ´ DAKSHINA DASARI, BORISLAV NIKOLIC, VINCENT NELIS, and STEFAN M. PETTERS, CISTER/INESC-TEC Research Center, Polytechnic Institute of Porto "Many-core" systems based on a Network-on-Chip (NoC) architecture offer various opportunities in terms of performance and computing capabilities, but at the same time they pose many challenges for the deployment of real-time systems, which must fulfill specific timing requirements at runtime. It is therefore essential to identify, at design time, the parameters that have an impact on the execution time of the tasks deployed on these systems and the upper bounds on the other key parameters. The focus of this work is to determine an upper bound on the traversal time of a packet when it is transmitted over the NoC infrastructure. Towards this aim, we first identify and explore some limitations in the existing recursive-calculus-based approaches to compute the Worst-Case Traversal Time (WCTT) of a packet. Then, we extend the existing model by integrating the characteristics of the tasks that generate the packets. For this extended model, we propose an algorithm called "Branch and Prune" (BP). Our proposed method provides tighter and safe estimates than the existing recursive-calculus-based approaches. Finally, we
ACM Transactions on Embedded Computing Systems (TECS) – Association for Computing Machinery
Published: Mar 1, 2014
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.