Access the full text.
Sign up today, get DeepDyve free for 14 days.
K. Usami, M. Horowitz (1995)
Clustered voltage scaling technique for low-power design
B. Yu, Leland Chang, Shibly Ahmed, H. Wang, S. Bell, Chih-Yuh Yang, C. Tabery, C. Ho, Q. Xiang, T. King, J. Bokor, C. Hu, M. Lin, D. Kyser (2002)
FinFET scaling to 10 nm gate lengthDigest. International Electron Devices Meeting,
R. Joshi, Keunwoo Kim, Richard Williams, E. Nowak, C. Chuang (2007)
A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)
Weimin Zhang, J. Fossum, L. Mathew, Yang Du (2005)
Physical insights regarding design and performance of independent-gate FinFETsIEEE Transactions on Electron Devices, 52
E. Nowak, I. Aller, T. Ludwig, K. Kim, R. Joshi, Ching-Te Chuang, K. Bernstein, R. Puri (2004)
Turning silicon on its edge [double gate CMOS/FinFET technology]IEEE Circuits and Devices Magazine, 20
T. King (2005)
FinFETs for nanoscale CMOS digital integrated circuitsICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.
Anish Muttreja, Niket Agarwal, N. Jha (2007)
CMOS logic design with independent-gate FinFETs2007 25th International Conference on Computer Design
T. Cakici, H. Mahmoodi, S. Mukhopadhyay, K. Roy (2005)
Independent gate skewed logic in double-gate SOI technology2005 IEEE International SOI Conference Proceedings
L. Chang, S. Tang, T. King, J. Bokor, C. Hu (2000)
Gate length scaling and threshold voltage control of double-gate MOSFETsInternational Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)
A. Srivastava, D. Sylvester (2003)
Minimizing total power by simultaneous V/sub dd//V/sub th/ assignmentIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23
Brian Swahn, S. Hassoun (2006)
Gate sizing: finFETs vs 32nm bulk MOSFETs2006 43rd ACM/IEEE Design Automation Conference
Montek Singh, S. Nowick (2010)
ACM Journal on Emerging Technologies in Computing SystemsACM Trans. Design Autom. Electr. Syst., 16
Meng-Hsueh Chiang, Keunwoo Kim, C. Tretz, Ching-Te Chuang (2005)
Novel high-density low-power logic circuit techniques using DG devicesIEEE Transactions on Electron Devices, 52
M. Popovich, E. Friedman, M. Sotman, A. Kolodny (2005)
On-Chip Power Distribution Grids With Multiple Supply Voltages for High-Performance Integrated CircuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16
V. Trivedi, J. Fossum, Weimin Zhang (2007)
Threshold voltage and bulk inversion effects in nonclassical CMOS devices with undoped ultra-thin bodiesSolid-state Electronics, 51
K. Roy, Liqiong Wei, Zhanping Chen (1999)
Multiple-V/sub dd/ multiple-V/sub th/ CMOS (MVCMOS) for low power applicationsISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349), 1
H. Mahmoodi, S. Mukhopadhyay, K. Roy (2004)
High performance and low power domino logic using independent gate control in double-gate SOI MOSFETs2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573)
A. Datta, A. Goel, R. Cakici, H. Mahmoodi, D. Lekshmanan, K. Roy (2007)
Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET DevicesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26
Feng Wang, Yuan Xie, K. Bernstein, Yanli Luo (2006)
Dependability analysis of nano-scale FinFET circuitsIEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06)
P. Beckett (2005)
Low-power circuits using dynamic threshold devicesProceedings of the 15th ACM Great Lakes symposium on VLSI
Anish Muttreja, Prateek Mishra, N. Jha (2008)
Threshold Voltage Control through Multiple Supply Voltages for Power-Efficient FinFET Interconnects21st International Conference on VLSI Design (VLSID 2008)
D. Sylvester, K. Keutzer (1998)
Getting to the bottom of deep submicron1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287)
Liqiong Wei, Zhanping Chen, K. Roy (1997)
Double gate dynamic threshold voltage (DGDT) SOI MOSFETs for low power high performance designs1997 IEEE International SOI Conference Proceedings
Yu Cao, Wei Zhao (2006)
Predictive Technology Model for Nano-CMOS Design Exploration2006 1st International Conference on Nano-Networks and Workshops
A. Diril, Y. Dhillon, A. Chatterjee, A. Singh (2005)
Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltagesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13
L. Su, J. Chung, D. Antoniadis, K. Goodson, M. Flik (1994)
Measurement and modeling of self-heating in SOI nMOSFET'sIEEE Transactions on Electron Devices, 41
Wei Zhao, Yu Cao (2006)
New generation of predictive technology model for sub-45nm design exploration7th International Symposium on Quality Electronic Design (ISQED'06)
K. Usami, M. Igarashi, F. Minami, T. Ishikawa, M. Kanazawa, M. Ichida, K. Nogami (1997)
Automated low-power technique exploiting multiple supply voltages applied to a media processorProceedings of CICC 97 - Custom Integrated Circuits Conference
D. Chinnery, K. Keutzer (2005)
Linear programming for sizing, Vth and Vdd assignment
A. Srivastava, D. Sylvester (2004)
Minimizing total power by simultaneous Vdd/Vth assignmentProceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.
K. Bernstein, C. Chuang, R. Joshi, R. Puri (2003)
Design and CAD challenges in sub-90nm CMOS technologiesICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486)
Prateek Mishra, Anish Muttreja, N. Jha (2008)
Evaluation of multiple supply and threshold voltages for low-power FinFET circuit synthesis2008 IEEE International Symposium on Nanoscale Architectures
According to Moore's law, the number of transistors in a chip doubles every 18 months. The increased transistor-count leads to increased power density. Thus, in modern circuits, power efficiency is a central determinant of circuit efficiency. With scaling, leakage power accounts for an increasingly larger portion of the total power consumption in deep submicron technologies (>40%). FinFET technology has been proposed as a promising alternative to deep submicron bulk CMOS technology, because of its better scalability, short-channel characteristics, and ability to suppress leakage current and mitigate device-to-device variability when compared to bulk CMOS. The subthreshold slope of a FinFET is approximately 60mV which is close to ideal. In this article, we propose a methodology for low-power FinFET based circuit synthesis. A mechanism called TCMS (Threshold Control through Multiple Supply Voltages) was previously proposed for improving the power efficiency of FinFET based global interconnects. We propose a significant generalization of TCMS to the design of any logic circuit. This scheme represents a significant divergence from the conventional multiple supply voltage schemes considered in the past. It also obviates the need for voltage level-converters. We employ accurate delay and power estimates using table look-up methods based on HSPICE simulations for supply voltage and threshold voltage optimization. Experimental results demonstrate that TCMS can provide power savings of 67.6% and device area savings of 65.2% under relaxed delay constraints. Two other variants of TCMS are also proposed that yield similar benefits. We compare our scheme to extended cluster voltage scaling (ECVS), a popular dual- V dd scheme presented in the literature. ECVS makes use of voltage level-converters. Even when it is assumed that these level-converters have zero delay, thus significantly favoring ECVS in time-constrained power optimization, TCMS still outperforms ECVS.
ACM Journal on Emerging Technologies in Computing Systems (JETC) – Association for Computing Machinery
Published: Jul 1, 2009
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.