Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

Hybrid Associative Flash Translation Layer for the Performance Optimization of Chip-Level Parallel Flash Memory

Hybrid Associative Flash Translation Layer for the Performance Optimization of Chip-Level... Hybrid Associative Flash Translation Layer for the Performance Optimization of Chip-Level Parallel Flash Memory SE JIN KWON, HYUNG-JU CHO, and TAE-SUN CHUNG, Ajou University Flash memory is used widely in the data storage market, particularly low-price MultiLevel Cell (MLC) flash memory, which has been adopted by large-scale storage systems despite its low performance. To overcome the poor performance of MLC flash memory, a system architecture has been designed to optimize chip-level parallelism. This design increases the size of the page unit and the block unit, thereby simultaneously executing operations on multiple chips. Unfortunately, its Flash Translation Layer (FTL) generates many unused sectors in each page, which leads to unnecessary write operations. Furthermore, it reuses an earlier log block scheme, although it generates many erase operations because of its low space utilization. To solve these problems, we propose a hybrid associative FTL (Hybrid-FTL) to enhance the performance of the chiplevel parallel flash memory system. Hybrid-FTL reduces the number of write operations by utilizing all of the unused sectors. Furthermore, it reduces the overall number of erase operations by classifying data as hot, cold, or fragment data. Hybrid-FTL requires less mapping information in the DRAM and in the flash memory http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png ACM Transactions on Storage (TOS) Association for Computing Machinery

Hybrid Associative Flash Translation Layer for the Performance Optimization of Chip-Level Parallel Flash Memory

Loading next page...
 
/lp/association-for-computing-machinery/hybrid-associative-flash-translation-layer-for-the-performance-KIj8FMKrat

References (23)

Publisher
Association for Computing Machinery
Copyright
Copyright © 2013 by ACM Inc.
ISSN
1553-3077
DOI
10.1145/2535931
Publisher site
See Article on Publisher Site

Abstract

Hybrid Associative Flash Translation Layer for the Performance Optimization of Chip-Level Parallel Flash Memory SE JIN KWON, HYUNG-JU CHO, and TAE-SUN CHUNG, Ajou University Flash memory is used widely in the data storage market, particularly low-price MultiLevel Cell (MLC) flash memory, which has been adopted by large-scale storage systems despite its low performance. To overcome the poor performance of MLC flash memory, a system architecture has been designed to optimize chip-level parallelism. This design increases the size of the page unit and the block unit, thereby simultaneously executing operations on multiple chips. Unfortunately, its Flash Translation Layer (FTL) generates many unused sectors in each page, which leads to unnecessary write operations. Furthermore, it reuses an earlier log block scheme, although it generates many erase operations because of its low space utilization. To solve these problems, we propose a hybrid associative FTL (Hybrid-FTL) to enhance the performance of the chiplevel parallel flash memory system. Hybrid-FTL reduces the number of write operations by utilizing all of the unused sectors. Furthermore, it reduces the overall number of erase operations by classifying data as hot, cold, or fragment data. Hybrid-FTL requires less mapping information in the DRAM and in the flash memory

Journal

ACM Transactions on Storage (TOS)Association for Computing Machinery

Published: Nov 1, 2013

There are no references for this article.