Access the full text.
Sign up today, get DeepDyve free for 14 days.
Byungmin Ha, Hyun-jin Cho, Y. Eom (2011)
A study on the block fragmentation problem of ssd based on NAND flash memory
Dawoon Jung, Jeong-Uk Kang, Heeseung Jo, Jinsoo Kim, Joonwon Lee (2010)
Superblock FTL: A superblock-based flash translation layer with a hybrid address translation schemeACM Trans. Embed. Comput. Syst., 9
Yuan-Hao Chang, Tei-Wei Kuo (2011)
A Management Strategy for the Reliability and Performance Improvement of MLC-Based Flash-Memory Storage SystemsIEEE Transactions on Computers, 60
(2012)
Nand flash memory k9gag08u0m data book
Sungjin Lee, Dongkun Shin, Young-jin Kim, Jihong Kim (2008)
LAST: locality-aware sector translation for NAND flash memory-based storage systemsACM SIGOPS Oper. Syst. Rev., 42
(2012)
Technical note: NAND flash performance increase. http://www.micron.com/. Electronics, Samsung. 2012c. NAND flash memory k9f1g1u0m data book
E. Gal, Sivan Toledo (2005)
Algorithms and data structures for flash memoriesACM Comput. Surv., 37
Sang-Won Lee, Dong-Joo Park, Tae-Sun Chung, Dong-Ho Lee, Sangwon Park, Ha-Joo Song (2007)
A log buffer-based flash translation layer using fully-associative sector translationACM Trans. Embed. Comput. Syst., 6
Yang Hu, Hong Jiang, D. Feng, Lei Tian, Hao Luo, Shu Zhang (2011)
Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity
Y. Chu, Jen-Wei Hsieh, Yuan-Hao Chang, Tei-Wei Kuo (2009)
A set-based mapping strategy for flash-memory reliability enhancement2009 Design, Automation & Test in Europe Conference & Exhibition
Adrian Caulfield, Laura Grupp, S. Swanson (2009)
Gordon: using flash memory to build fast, power-efficient clusters for data-intensive applications
(2012)
Page program addressing for mlc nand application note. http://www.samsung.com/global/business/semiconductor/file/product/NAND app note for Page Program Addressing MLC rev0-0
(2007)
Technical note: NAND flash status register response in cache programming operations
Aayush Gupta, Youngjae Kim, B. Urgaonkar (2009)
DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings
Tae-Sun Chung, Dong-Joo Park, Sangwon Park, Dong-Ho Lee, Sang-Won Lee, Ha-Joo Song (2009)
A survey of Flash Translation LayerJ. Syst. Archit., 55
Jen-Wei Hsieh, Tei-Wei Kuo, Li-Pin Chang (2006)
Efficient identification of hot data for flash memory storage systemsACM Trans. Storage, 2
Hyun-jin Cho, Dongkun Shin, Y. Eom (2009)
KAST: K-associative sector translation for NAND flash memory in real-time systems2009 Design, Automation & Test in Europe Conference & Exhibition
Seongwook Jin, Jaehong Kim, Jaegeuk Kim, Jaehyuk Huh, S. Maeng (2011)
Sector log: fine-grained storage management for solid state drivesProceedings of the 2011 ACM Symposium on Applied Computing
Jesung Kim, Jong Kim, S. Noh, S. Min, Yookun Cho (2002)
A space-efficient flash translation layer for CompactFlash systemsIEEE Trans. Consumer Electron., 48
Li-Pin Chang (2010)
A Hybrid Approach to NAND-Flash-Based Solid-State DisksIEEE Transactions on Computers, 59
(2012)
Datasheet: DDR3 sdram
Chanik Park, Wonmoon Cheon, Yangsup Lee, Myoung-Soo Jung, Wonhee Cho, Hanbin Yoon (2007)
A Re-configurable FTL (Flash Translation Layer) Architecture for NAND Flash based Applications18th IEEE/IFIP International Workshop on Rapid System Prototyping (RSP '07)
(2012)
Article 13, Publication date
Hybrid Associative Flash Translation Layer for the Performance Optimization of Chip-Level Parallel Flash Memory SE JIN KWON, HYUNG-JU CHO, and TAE-SUN CHUNG, Ajou University Flash memory is used widely in the data storage market, particularly low-price MultiLevel Cell (MLC) flash memory, which has been adopted by large-scale storage systems despite its low performance. To overcome the poor performance of MLC flash memory, a system architecture has been designed to optimize chip-level parallelism. This design increases the size of the page unit and the block unit, thereby simultaneously executing operations on multiple chips. Unfortunately, its Flash Translation Layer (FTL) generates many unused sectors in each page, which leads to unnecessary write operations. Furthermore, it reuses an earlier log block scheme, although it generates many erase operations because of its low space utilization. To solve these problems, we propose a hybrid associative FTL (Hybrid-FTL) to enhance the performance of the chiplevel parallel flash memory system. Hybrid-FTL reduces the number of write operations by utilizing all of the unused sectors. Furthermore, it reduces the overall number of erase operations by classifying data as hot, cold, or fragment data. Hybrid-FTL requires less mapping information in the DRAM and in the flash memory
ACM Transactions on Storage (TOS) – Association for Computing Machinery
Published: Nov 1, 2013
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.