Access the full text.
Sign up today, get DeepDyve free for 14 days.
W. Luk, R. Dennard (2005)
Gated-diode amplifiersIEEE Transactions on Circuits and Systems II: Express Briefs, 52
D. Ha, Dong-won Shin, G. Koh, Jaegu Lee, Sang-Hyeon Lee, Yongseok Ahn, Hongsik Jeong, Taeyoung Chung, Kinam Kim (2000)
A cost effective embedded DRAM integration for high density memory and high performance logic using 0.15 /spl mu/m technology node and beyondIEEE Transactions on Electron Devices, 47
S. Balasubramanian (2006)
Nanoscale thin-body MOSFET design and applications
R. Joshi, Keunwoo Kim, Richard Williams, E. Nowak, C. Chuang (2007)
A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)
Weimin Zhang, J. Fossum, L. Mathew, Yang Du (2005)
Physical insights regarding design and performance of independent-gate FinFETsIEEE Transactions on Electron Devices, 52
(2004)
15μm technology node and beyond
M. Chowdhury, J. Fossum (2006)
Physical insights on electron mobility in contemporary FinFETsIEEE Electron Device Letters, 27
T. Cakici, Keejong Kim, K. Roy (2007)
FinFET Based SRAM Design for Low Standby Power Applications8th International Symposium on Quality Electronic Design (ISQED'07)
Hyung-Kyu Lim, J. Fossum (1983)
Threshold voltage of thin-film Silicon-on-insulator (SOI) MOSFET'sIEEE Transactions on Electron Devices, 30
J. Fossum, L. Ge, M. Chiang, V. Trivedi, M. Chowdhury, L. Mathew, G. Workman, B. Nguyen (2004)
A process/physics-based compact model for nonclassical CMOS device and circuit designSolid-state Electronics, 48
Montek Singh, S. Nowick (2010)
ACM Journal on Emerging Technologies in Computing SystemsACM Trans. Design Autom. Electr. Syst., 16
T. Matsukawa, S. O'Uchi, K. Endo, Y. Ishikawa, H. Yamauchi, Y. Liu, J. Tsukada, K. Sakamoto, M. Masahara (2006)
Comprehensive analysis of variability sources of FinFET characteristics2009 Symposium on VLSI Technology
W. Maszara, Z. Krivokapic, P. King, J. Goo, M. Lin (2002)
Transistors with dual work function metal gates by single full silicidation (FUSI) of polysilicon gatesDigest. International Electron Devices Meeting,
Z. Guo, S. Balasubramanian, R. Zlatanovici, T. King, B. Nikolić (2005)
FinFET-based SRAM designISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005.
J. Kedzierski, E. Nowak, T. Kanarsky, Y. Zhang, D. Boyd, R. Carruthers, C. Cabral, R. Amos, C. Lavoie, R. Roy, J. Newbury, E. Sullivan, J. Benedict, P. Saunders, Kok Wong, D. Canaperi, M. Krishnan, K. Lee, B. Rainey, D. Fried, P. Cottrell, H.-S.P. Wong, M. Ieong, W. Haensch (2002)
Metal-gate FinFET and fully-depleted SOI devices using total gate silicidationDigest. International Electron Devices Meeting,
Shiying Xiong, J. Bokor (2003)
Sensitivity of double-gate and FinFETDevices to process variationsIEEE Transactions on Electron Devices, 50
W. Luk, R. Dennard (2005)
A novel dynamic memory cell with internal voltage gainIEEE Journal of Solid-State Circuits, 40
Xiaoyao Liang, R. Canal, Gu-Yeon Wei, D. Brooks (2007)
Process Variation Tolerant 3T1D-Based Cache Architectures40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007)
A. Bhoj, N. Jha (2009)
Pragmatic design of gated-diode FinFET DRAMs2009 IEEE International Conference on Computer Design
Daewon Ha (2005)
Molybdenum-Gate HfOz CMOS FinFET Technology
Mu-Tien Chang, Po-Tsang Huang, W. Hwang (2007)
A 65nm low power 2T1D embedded DRAM with leakage current reduction2007 IEEE International SOC Conference
M. Chowdhury, V. Trivedi, J. Fossum, L. Mathew (2007)
Carrier Mobility/Transport in Undoped-UTB DG FinFETsIEEE Transactions on Electron Devices, 54
V. Trivedi, J. Fossum, M. Chowdhury (2005)
Nanoscale FinFETs with gate-source/drain underlapIEEE Transactions on Electron Devices, 52
P. Ranade, Yang-Kyu Choi, Daewon Ha, A. Agarwal, M. Ameen, T. King (2002)
Tunable work function molybdenum gate technology for FDSOI-CMOSDigest. International Electron Devices Meeting,
W. Luk, Jin Cai, R. Dennard, M. Immediato, S. Kosonocky (2006)
A 3-Transistor DRAM Cell with Gated Diode for Enhanced Speed and Retention Time2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.
R. Joshi, R.Q. Williams, E. Nowak, K. Kim, J. Beintner, T. Ludwig, I. Aller, C. Chuang (2004)
FinFET SRAM for high-performance low-power applicationsProceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)
Amith Singhee, Rob Rutenbar (2007)
From Finance to Flip Flops: A Study of Fast Quasi-Monte Carlo Methods from Computational Finance Applied to Statistical Circuit Analysis8th International Symposium on Quality Electronic Design (ISQED'07)
Yang-Kyu Choi, T. King, Chenming Hu (2002)
Nanoscale CMOS spacer FinFET for the terabit eraIEEE Electron Device Letters, 23
H. Ananthan, A. Bansal, K. Roy (2004)
FinFET SRAM - device and circuit design considerationsInternational Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720)
(2009)
Received August
Gated-Diode FinFET DRAMs: Device and Circuit Design-Considerations AJAY N. BHOJ and NIRAJ K. JHA Princeton University Scaling bulk CMOS SRAM technology for on-chip caches beyond the 22nm node is questionable, on account of high leakage power consumption, performance degradation, and instability due to process variations. Recently, two-three transistor one gated-diode (2T/3T1D) DRAMs were proposed as alternatives to address the SRAM variability problem, with an emphasis on highactivity embedded cache applications. They are highly competitive to SRAM in terms of performance, while having a smaller power and area footprint at lower technology nodes. The current evolutionary trend in transistor structures is moving toward an era of multigate devices, which makes it necessary to identify design issues and advantages of gated-diode DRAMs implemented in a multigate technology. In this work, we address gated-diode DRAM design in FinFET technology using mixed-mode 2D-device simulations. We revisit the model of internal voltage gain in bulk gated diodes and extend it to provide quantitative insight into designing Fin gated diodes, that is, gated diodes in FinFET technology. To this effect, we propose FinFET variants of the bulk gated-diode con guration and identify parameters that are critical to enhancing the retention time and read current
ACM Journal on Emerging Technologies in Computing Systems (JETC) – Association for Computing Machinery
Published: Dec 1, 2010
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.