Access the full text.
Sign up today, get DeepDyve free for 14 days.
M. Pohlack, S. Diestelhorst (2011)
From Lightweight Hardware Transactional Memory to Lightweight Lock
Energy-Efficient and High-Performance Lock Speculation Hardware 51
Ravi Rajwar, J. Goodman (2002)
Transactional lock-free execution of lock-based programs
F. Angiolini, J. Ceng, R. Leupers, F. Ferrari, C. Ferri, L. Benini (2006)
An Integrated Open Framework for Heterogeneous MPSoC Design Space ExplorationProceedings of the Design Automation & Test in Europe Conference, 1
J. Bobba, Neelam Goyal, M. Hill, M. Swift, D. Wood (2008)
TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory2008 International Symposium on Computer Architecture
Milo Martin, Colin Blundell, E. Lewis (2006)
Subtleties of transactional memory atomicity semanticsIEEE Computer Architecture Letters, 5
T. Harris, J. Larus, Ravi Rajwar (2010)
Transactional Memory, 2nd edition
A. Kleen (2014)
Scaling existing lock-based applications with lock elisionCommunications of the ACM, 57
Lance Hammond, Vicky Wong, Michael Chen, Brian Carlstrom, John Davis, Ben Hertzberg, Manohar Prabhu, Honggo Wijaya, C. Kozyrakis, K. Olukotun (2004)
Transactional memory coherence and consistencyProceedings. 31st Annual International Symposium on Computer Architecture, 2004.
Ieee Circuits (1984)
Digest of technical papers
Håkan Grahn (2010)
Transactional memoryJ. Parallel Distributed Comput., 70
Arrvindh Shriraman, S. Dwarkadas, M. Scott (2010)
Implementation tradeoffs in the design of flexible transactional memory supportJ. Parallel Distributed Comput., 70
Mark Horowitz, Thomas Indermaur, Ricardo Gonzalez (1994)
Low-power digital designProceedings of 1994 IEEE Symposium on Low Power Electronics
D. Christie, J. Chung, S. Diestelhorst, Michael Hohmuth, M. Pohlack, C. Fetzer, Martin Nowack, T. Riegel, P. Felber, P. Marlier, E. Rivière (2010)
Evaluation of AMD's advanced synchronization facility within a complete transactional memory stack
Kevin Moore, J. Bobba, M. Moravan, M. Hill, D. Wood (2006)
LogTM: log-based transactional memoryThe Twelfth International Symposium on High-Performance Computer Architecture, 2006.
Luke Yen, J. Bobba, Michael Marty, Kevin Moore, Haris Volos, M. Hill, M. Swift, D. Wood (2007)
LogTM-SE: Decoupling Hardware Transactional Memory from Caches2007 IEEE 13th International Symposium on High Performance Computer Architecture
(2008)
Nomadik Platform. www.st.com
A. Efthymiou, J. Garside (2002)
An adaptive serial-parallel CAM architecture for low-power cache blocksProceedings of the International Symposium on Low Power Electronics and Design
Matthew Guthaus, J. Ringenberg, Dan Ernst, T. Austin, T. Mudge, Richard Brown (2001)
MiBench: A free, commercially representative embedded benchmark suiteProceedings of the Fourth Annual IEEE International Workshop on Workload Characterization. WWC-4 (Cat. No.01EX538)
(2012)
Transactional Synchronization in Haswell
C. Ferri, Samantha Wood, T. Moreshet, Iris Bahar, M. Herlihy (2010)
Energy and Throughput Efficient Transactional Memory for Embedded Multicore Systems
Ravi Rajwar, M. Herlihy, Konrad Lai (2005)
Virtualizing transactional memory32nd International Symposium on Computer Architecture (ISCA'05)
(2014)
Received May
C. Minh, Jaewoong Chung, C. Kozyrakis, K. Olukotun (2008)
STAMP: Stanford Transactional Applications for Multi-Processing2008 IEEE International Symposium on Workload Characterization
C. Ferri, Samantha Wood, T. Moreshet, R. Bahar, M. Herlihy (2010)
Embedded-TM: Energy and complexity-effective hardware transactional memory for embedded multicore systemsJ. Parallel Distributed Comput., 70
C. Ferri, A. Marongiu, Ben Lipton, R. Bahar, T. Moreshet, L. Benini, M. Herlihy (2011)
SoC-TM: Integrated HW/SW support for transactional memory programming on embedded MPSoCs2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)
D. Dice, Yossi Lev, Mark Moir, Daniel Nussbaum (2009)
Early experience with a commercial hardware transactional memory implementation
C. Ananian, K. Asanović, Bradley Kuszmaul, C. Leiserson, Sean Lie (2005)
Unbounded transactional memory11th International Symposium on High-Performance Computer Architecture
Ravi Rajwar, J. Goodman (2001)
Speculative lock elision: enabling highly concurrent multithreaded executionProceedings. 34th ACM/IEEE International Symposium on Microarchitecture. MICRO-34
(2012)
Intel Corporation Transactional Synchronization in Haswell Retrieved from http://software.intel. com/en-us/blogs
Maurice Herlihy, J. Moss (1993)
Transactional Memory: Architectural Support For Lock-free Data StructuresProceedings of the 20th Annual International Symposium on Computer Architecture
Sasa Tomic, Cristian Perfumo, Chinmay Kulkarni, Adrià Armejach, A. Cristal, O. Unsal, T. Harris, M. Valero (2009)
EazyHTM: EAger-LaZY hardware Transactional Memory2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
(2012)
Analysis of Haswells Transactional Memory. Retrieved from http://www.realworldtech.com/ haswell-tm
Energy-Efficient and High-Performance Lock Speculation Hardware for Embedded Multicore Systems DIMITRA PAPAGIANNOPOULOU, GIUSEPPE CAPODANNO, TALI MORESHET, MAURICE HERLIHY, and R. IRIS BAHAR, Brown University, Boston University Embedded systems are becoming increasingly common in everyday life and like their general-purpose counterparts, they have shifted towards shared memory multicore architectures. However, they are much more resource constrained, and as they often run on batteries, energy efficiency becomes critically important. In such systems, achieving high concurrency is a key demand for delivering satisfactory performance at low energy cost. In order to achieve this high concurrency, consistency across the shared memory hierarchy must be accomplished in a cost-effective manner in terms of performance, energy, and implementation complexity. In this article, we propose EMBEDDED-SPEC, a hardware solution for supporting transparent lock speculation, without the requirement for special supporting instructions. Using this approach, we evaluate the energy consumption and performance of a suite of benchmarks, exploring a range of contention management and retry policies. We conclude that for resource-constrained platforms, lock speculation can provide real benefits in terms of improved concurrency and energy efficiency, as long as the underlying hardware support is carefully configured. Categories and Subject Descriptors: B.8.2 [Performance and Reliability]: Performance Analysis
ACM Transactions on Embedded Computing Systems (TECS) – Association for Computing Machinery
Published: May 21, 2015
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.