Access the full text.
Sign up today, get DeepDyve free for 14 days.
A. Pnueli (1985)
Linear and Branching Structures in the Semantics and Logics of Reactive Systems
(1987)
Synchronous Dataflow
Zhenhua Duan, Cong Tian (2019)
Model Checking
P. Eles, K. Kuchcinski, Zebo Peng, A. Doboli, P. Pop (1998)
Scheduling of conditional process graphs for the synthesis of embedded systemsProceedings Design, Automation and Test in Europe
H. Genrich (1986)
Predicate/Transition Nets
R. Goering (1987)
Silicon CompilersComputer Design archive, 26
Zebo Peng, K. Kuchcinski (1994)
Automated transformation of algorithms into register-transfer level implementationsIEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 13
W. Wolf (2003)
A Decade of Hardware/Software CodesignComputer, 36
L. Cortés, P. Eles, Zebo Peng (2000)
Verification of embedded systems using a Petri net based representationProceedings 13th International Symposium on System Synthesis
P. Bellini, R. Mattonlini, P. Nesi (2000)
Temporal logics for real-time system specificationACM Comput. Surv., 32
O. Kupferman, Moshe Vardi (1995)
On the Complexity of Branching Modular Model Checking (Extended Abstract)
H. Falk (2004)
Formal Verification of Timed Systems: A Survey and PerspectiveProc. IEEE, 92
Vivek Naik, A. Sistla (1994)
Modeling and Verification of a Real Life Protocol Using Symbolic Model Checking
P. Merlin, D. Farber (1976)
Recoverability of Communication Protocols - Implications of a Theoretical StudyIEEE Transactions on Communications, 24
E. Emerson (1991)
Temporal and Modal Logic
E. Emerson, Joseph Halpern (1986)
“Sometimes” and “not never” revisited: on branching versus linear time temporal logicJ. ACM, 33
(2003)
Received September ACM Transactions on Embedded Computing Systems
Zebo Peng (1987)
A formal methodology for automated synthesis of VLSI systems
D. Gajski (1996)
Principles of Digital Design
Farn Wang (2004)
Formal verification of timed systems: a survey and perspectiveProceedings of the IEEE, 92
R. Esser (1996)
An object oriented Petri net approach to embedded system design
S. Seshu (1963)
Introduction to the theory of finite-state machines, 51
Adnan Aziz, A. Prakash (2016)
Symbolic Model Checking
S. Dimiev, K. Markov (2002)
Gauss Integers and Diophantine FiguresarXiv: Number Theory
Christoph Kern, M. Greenstreet (1999)
Formal verification in hardware design: a surveyACM Trans. Design Autom. Electr. Syst., 4
Rajesh Gupta, G. Demicheli (1992)
System synthesis via hardware-software co-design
T. Murata (1989)
Petri nets: Properties, analysis and applicationsProc. IEEE, 77
J. Burch, E. Clarke, D. Dill, Jenq-Neng Hwang (1989)
Symbolic model checking: 1020 states and beyond
(1990)
Modeling with SpecCharts
D. Ziegenbein, K. Richter, R. Ernst, L. Thiele, J. Teich (1999)
SPI -- An Internal Representation for Heterogeneously Specified Embedded Systems
Edmund Clarke, E. Emerson, Joseph Sifakis (2009)
Model checkingCommunications of the ACM, 52
B. Kleinjohann, J. Tacken, C. Tahedl (1997)
Towards a complete design method for embedded systems using predicate/transition-nets
W. Wolf, J. Staunstrup (1997)
Hardware/Software Co-Design: Principles and Practice
Moshe Vardi (2001)
Branching vs. Linear Time: Final Showdown
Karsten Strehl, L. Thiele, M. Gries, D. Ziegenbein, R. Ernst, J. Teich (1999)
FunState-an internal design representation for codesign1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051)
ServiceInitiation, ServiceDone, FD WriteBack, MemAccess (1998)
PERFORMANCE ESTIMATION FOR HARDWARE / SOFTWARE CODESIGN USING HIERARCHICAL COLORED PETRI NETS
(1991)
Information Processing Systems—Local Area Networks—Part 3: Carrier Sense Multiple Access with colision Detection (CSMA/CD) access method and physical Layer Specifications
(1993)
Foundations of a high-level synthesis system
G. Memmi, A. Finkel (1985)
An Introduction to Fifo Nets-Monogeneous Nets: A Subclass of Fifo NetsTheor. Comput. Sci., 35
Dual Flow Nets: Modeling the Control/Data-Flow Relation in Embedded Systems @BULLET 81
This paper addresses the interrelation between control and data flow in embedded system models through a new design representation, called Dual Flow Net (DFN). A modeling formalism with a very close-fitting control and data flow is achieved by this representation, as a consequence of enhancing its underlying Petri net structure. The work presented in this paper does not only tackle the modeling side in embedded systems design, but also the validation of embedded system models through formal methods. Various introductory examples illustrate the applicability of the DFN principles, whereas the capability of the model to with complex designs is demonstrated through the design and verification of a real-life Ethernet coprocessor.
ACM Transactions on Embedded Computing Systems (TECS) – Association for Computing Machinery
Published: Feb 1, 2006
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.