Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

Design Tradeoffs of SSDs: From Energy Consumption’s Perspective

Design Tradeoffs of SSDs: From Energy Consumption’s Perspective Design Tradeoffs of SSDs: From Energy Consumption's Perspective SEOKHEI CHO, CHANGHYUN PARK, YOUJIP WON, SOOYONG KANG, and JAEHYUK CHA, Hanyang University SUNGROH YOON, Seoul National University JONGMOO CHOI, Dankook University In this work, we studied the energy consumption characteristics of various SSD design parameters. We developed an accurate energy consumption model for SSDs that computes aggregate, as well as componentspecific, energy consumption of SSDs in sub-msec time scale. In our study, we used five different FTLs (page mapping, DFTL, block mapping, and two different hybrid mappings) and four different channel configurations (two, four, eight, and 16 channels) under seven different workloads (from large-scale enterprise systems to small-scale desktop applications) in a combinatorial manner. For each combination of the aforementioned parameters, we examined the energy consumption for individual hardware components of an SSD (microcontroller, DRAM, NAND flash, and host interface). The following are some of our findings. First, DFTL is the most energy-efficient address-mapping scheme among the five FTLs we tested due to its good write amplification and small DRAM footprint. Second, a significant fraction of energy is being consumed by idle flash chips waiting for the completion of NAND operations in the other channels. FTL should be designed http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png ACM Transactions on Storage (TOS) Association for Computing Machinery

Design Tradeoffs of SSDs: From Energy Consumption’s Perspective

Loading next page...
 
/lp/association-for-computing-machinery/design-tradeoffs-of-ssds-from-energy-consumption-s-perspective-HjKXRC00e0

References (64)

Publisher
Association for Computing Machinery
Copyright
Copyright © 2015 by ACM Inc.
ISSN
1553-3077
DOI
10.1145/2644818
Publisher site
See Article on Publisher Site

Abstract

Design Tradeoffs of SSDs: From Energy Consumption's Perspective SEOKHEI CHO, CHANGHYUN PARK, YOUJIP WON, SOOYONG KANG, and JAEHYUK CHA, Hanyang University SUNGROH YOON, Seoul National University JONGMOO CHOI, Dankook University In this work, we studied the energy consumption characteristics of various SSD design parameters. We developed an accurate energy consumption model for SSDs that computes aggregate, as well as componentspecific, energy consumption of SSDs in sub-msec time scale. In our study, we used five different FTLs (page mapping, DFTL, block mapping, and two different hybrid mappings) and four different channel configurations (two, four, eight, and 16 channels) under seven different workloads (from large-scale enterprise systems to small-scale desktop applications) in a combinatorial manner. For each combination of the aforementioned parameters, we examined the energy consumption for individual hardware components of an SSD (microcontroller, DRAM, NAND flash, and host interface). The following are some of our findings. First, DFTL is the most energy-efficient address-mapping scheme among the five FTLs we tested due to its good write amplification and small DRAM footprint. Second, a significant fraction of energy is being consumed by idle flash chips waiting for the completion of NAND operations in the other channels. FTL should be designed

Journal

ACM Transactions on Storage (TOS)Association for Computing Machinery

Published: Mar 24, 2015

There are no references for this article.