Access the full text.
Sign up today, get DeepDyve free for 14 days.
J. Cha, Sungho Kang (2013)
Data Randomization Scheme for Endurance Enhancement and Interference Mitigation of Multilevel Flash Memory DevicesETRI Journal, 35
Jiacheng Zhang, J. Shu, Youyou Lu (2016)
ParaFS: A Log-Structured File System to Exploit the Internal Parallelism of Flash Devices
John Davis (2009)
FRP: A Nonvolatile Memory Research Platform Targeting NAND Flash
Congming Gao, Liang Shi, Mengying Zhao, C. Xue, Kaijie Wu, E. Sha (2014)
Exploiting parallelism in I/O scheduling for access conflict minimization in flash-based solid state drives2014 30th Symposium on Mass Storage Systems and Technologies (MSST)
NVMe Express (2017)
NVM Express Specification 1Retrieved January 21, 2019 from http://nvmexpress.org/resources/specifications/., 21
Kin-Chu Ho, Po-Chao Fang, Hsiang-Pang Li, Cheng-Yuan Wang, Hsie-Chia Chang (2013)
A 45nm 6b/cell charge-trapping flash memory using LDPC-based ECC and drift-immune soft-sensing engine2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers
Jasmine OpenSSD
Iometer Project (2014)
Iometer 1Retrieved January 21, 2019 from http://www.iometer.org/., 21
Kihoon Lee, Han-Gil Kang, Jeong-In Park, Hanho Lee (2012)
A High-Speed Low-Complexity Concatenated BCH Decoder Architecture for 100 Gb/s Optical CommunicationsJournal of Signal Processing Systems, 66
Bon-Geun Gu, A. Yoon, Duck-Ho Bae, Insoon Jo, Jinyoung Lee, Jonghyun Yoon, Jeong-Uk Kang, Moonsang Kwon, Chanho Yoon, Sangyeun Cho, Jaeheon Jeong, Duckhyun Chang (2016)
Biscuit: A Framework for Near-Data Processing of Big Data Workloads2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)
Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti (2011)
The gem5 simulatorACM SIGARCH Computer Architecture News, 39
Seungyong An, Hoyoung Tang, Jongsun Park (2015)
A inversion-less peterson algorithm based shared KES architecture for concatenated BCH decoder2015 International SoC Design Conference (ISOCC)
Leilei Song, Meng-Lin Yu, M. Shaffer (2002)
10- and 40-Gb/s forward error correction devices for optical communicationsIEEE J. Solid State Circuits, 37
Jhuyeong Jhin, Hyukjoong Kim, Dongkun Shin (2018)
Optimizing Host-level Flash Translation Layer with Considering Storage Stack of Host SystemsProceedings of the 12th International Conference on Ubiquitous Information Management and Communication
Jonghong Kim, Junho Cho, Wonyong Sung (2010)
Error performance and decoder hardware comparison between EG-LDPC and BCH codes2010 IEEE Workshop On Signal Processing Systems
(2015)
Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R . Hower , Tushar Krishna , Somayeh Sardashti , et al . 2011 . The gem 5 simulator
Mahdi Torabzadehkashi, Siavash Rezaei, V. Alves, N. Bagherzadeh (2018)
CompStor: An In-storage Computation Platform for Scalable Distributed Processing2018 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)
Ivan Picoli, Carla Pasco, B. Jónsson, Luc Bouganim, Philippe Bonnet (2017)
uFLIP-OC: Understanding Flash I/O Patterns on Open-Channel Solid-State DrivesProceedings of the 8th Asia-Pacific Workshop on Systems
Jaehyun Kim, Y. Winata, I. Shin (2015)
Flash Translation Layer Using Multi-Thread
E. Nam, B. Kim, Hyeonsang Eom, S. Min (2011)
Ozone (O3): An Out-of-Order Flash Memory Controller ArchitectureIEEE Transactions on Computers, 60
Yu Cai, E. Haratsch, Mark McCartney, K. Mai (2011)
FPGA-Based Solid-State Drive Prototyping Platform2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines
Donghyun Gouk, Miryeong Kwon, Jie Zhang, Sungjoon Koh, Wonil Choi, N. Kim, M. Kandemir, Myoungsoo Jung (2018)
Amber*: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources2018 51st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
Shu Li, Tong Zhang (2010)
Improving Multi-Level NAND Flash Memory Storage Reliability Using Concatenated BCH-TCM CodingIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18
(2014)
Cosmos openSSD: A PCIe-based open source SSD platform
Arash Tavakkol, Juan Gómez-Luna, Mohammad Sadrosadati, Saugata Ghose, O. Mutlu (2018)
MQSim: A Framework for Enabling Realistic Studies of Modern Multi-Queue SSD Devices
N. Binkert, Bradford Beckmann, Gabriel Black, S. Reinhardt, A. Saidi, Arkaprava Basu, Joel Hestness, Derek Hower, T. Krishna, S. Sardashti, Rathijit Sen, Korey Sewell, Muhammad Altaf, Nilay Vaish, M. Hill, D. Wood (2011)
The gem5 simulatorSIGARCH Comput. Archit. News, 39
Ivan Luiz Picoli, Carla Villegas Pasco, Björn Þór Jónsson, Luc Bouganim, Philippe Bonnet (2017)
uFLIP-OC: Understanding flash I/O patterns on open-channel solid-state drives8th Asia-Pacific Workshop on Systems. ACM
Feng Chen, Rubao Lee, Xiaodong Zhang (2011)
Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing2011 IEEE 17th International Symposium on High Performance Computer Architecture
J. Kim, I. Shin (2016)
Multi-thread Flash Translation Layer for Multi-core Solid State Drives
S. Seshadri, Mark Gahagan, Meenakshi Bhaskaran, Trevor Bunker, Arup De, Yanqin Jin, Yang Liu, S. Swanson (2014)
Willow: A User-Programmable SSD
Hung-Yuan Tsai, Chi-Heng Yang, Hsie-Chia Chang (2012)
An efficient BCH decoder with 124-bit correctability for multi-channel SSD applications2012 IEEE Asian Solid State Circuits Conference (A-SSCC)
Youngjae Kim, Brendan Tauras, Aayush Gupta, B. Urgaonkar (2009)
FlashSim: A Simulator for NAND Flash-Based Solid-State Drives2009 First International Conference on Advances in System Simulation
Debao Wei, Youhua Gong, Liyan Qiao, Libao Deng (2014)
A hardware-software co-design experiments platform for NAND flash based on Zynq2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications
Myoungsoo Jung, Jie Zhang, Ahmed Abulila, Miryeong Kwon, Narges Shahidi, J. Shalf, N. Kim, M. Kandemir (2017)
SimpleSSD: Modeling Solid State Drives for Holistic System SimulationIEEE Computer Architecture Letters, 17
Jongmin Lee, Eujoon Byun, Hanmook Park, Jongmoo Choi, Donghee Lee, S. Noh (2009)
CPS-SIM: configurable and accurate clock precision solid state drive simulator
Sungjin Lee, Kermin Fleming, Jihoon Park, Keonsoo Ha, Adrian Caulfield, S. Swanson, Arvind, Jihong Kim (2010)
BlueSSD: An Open Platform for Cross-layer Experiments for NAND Flash-based SSDs
J. Yoo, Y. Won, Joongwoo Hwang, Sooyong Kang, Jongmoo Choi, Sungroh Yoon, Jaehyuk Cha (2013)
VSSIM: Virtual machine based SSD simulator2013 IEEE 29th Symposium on Mass Storage Systems and Technologies (MSST)
Matias Bjørling, Javier González, Philippe Bonnet (2017)
LightNVM: The Linux Open-Channel SSD Subsystem
Myoungsoo Jung, E. Wilson, M. Kandemir (2012)
Physically addressed queueing (PAQ): Improving parallelism in solid state disks2012 39th Annual International Symposium on Computer Architecture (ISCA)
Bo Mao, Suzhen Wu (2015)
Exploiting request characteristics and internal parallelism to improve SSD performance2015 33rd IEEE International Conference on Computer Design (ICCD)
As semiconductor technology has advanced, many storage systems have begun to use non-volatile memories as storage media. The organization and architecture of storage controllers have become more complex to meet various design requirements in terms of performance, response time, quality of service (QoS), and so on. In addition, due to the evolution of memory technology and the emergence of new applications, storage controllers employ new firmware algorithms and hardware modules. When designing storage controllers, engineers often evaluate the performance impact of using new software and hardware components using software simulators. However, this technique often yields limited evaluation accuracy because of the difficulty of modeling complex operations of components and the interactions among them. In this article, we present a reconfigurable flash storage controller design that serves as a rapid prototype. This design can be synthesized into a field-programmable gate array device and used in a realistic performance evaluation environment. We show the usefulness of our design by demonstrating the performance impact of design parameters.
ACM Transactions on Storage (TOS) – Association for Computing Machinery
Published: Jul 16, 2020
Keywords: Flash memory
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.