Access the full text.
Sign up today, get DeepDyve free for 14 days.
Loading next page...
/lp/association-for-computing-machinery/combining-puf-with-rluts-utrgoNtE07
References (47)
-
(2012)
MIPSR2000. Retrieved from http://opencores.com/project.mipsr2000 -
Urbi Chatterjee, Vidya Govindan, Rajat Sadhukhan, Debdeep Mukhopadhyay, Rajat Subhra Chakraborty, Debashis Mahata, Mukesh Prabhu (2017)
Building PUF based Authentication and Key Exchange Protocol for IoT without Explicit CRPs in Verifier DatabaseCryptology ePrint Archive, Report 2017/422. Retrieved from https://eprint.iacr.org/2017/422.
-
Jeroen Delvaux, Dawu Gu, Dries Schellekens, I. Verbauwhede (2015)
Helper Data Algorithms for PUF-Based Key Generation: Overview and AnalysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 34
-
Jiliang Zhang, G. Qu (2016)
Rebuttal to “Comments on ‘A PUF-FSM Binding Scheme for FPGA IP Protection and Pay-Per-Device Licensing”’IEEE Transactions on Information Forensics and Security, 11
-
R. Chakraborty, S. Bhunia (2009)
HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware ProtectionIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28
-
B. Soudan, W. Adi, A. Hanoun (2016)
IP Protection of FPGA Cores Through a Novel Public/Secret-Key Encryption Mechanism -
S. Mathew, Sudhir Satpathy, M. Anders, Himanshu Kaul, S. Hsu, A. Agarwal, Gregory Chen, R. Parker, R. Krishnamurthy, V. De (2014)
16.2 A 0.19pJ/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22nm CMOS2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)
-
(2014)
IEEE Recommended Practice for Encryption and Management of Electronic Design Intellectual Property (IP) -
Sanu K. Mathew, Sudhir K. Satpathy, Mark A. Anders, Himanshu Kaul, Steven K. Hsu, Amit Agarwal, Gregory K. Chen, Rachael J. Parker, Ram K. Krishnamurthy, Vivek De (2014)
16Proceedings of the 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC’14). IEEE, 2014
-
MCNC.
BenchmarksCollaborative Benchmarking Laboratory
-
Urbi Chatterjee, Vidya Govindan, Rajat Sadhukhan, Debdeep Mukhopadhyay, R. Chakraborty, Debashis Mahata, M. Prabhu (2019)
Building PUF Based Authentication and Key Exchange Protocol for IoT Without Explicit CRPs in Verifier DatabaseIEEE Transactions on Dependable and Secure Computing, 16
-
A. Moradi, Alessandro Barenghi, Timo Kasper, C. Paar (2011)
On the vulnerability of FPGA bitstream encryption against power analysis attacks: extracting keys from xilinx Virtex-II FPGAs -
Jiliang Zhang, Yaping Lin, Yongqiang Lyu, G. Qu (2015)
A PUF-FSM Binding Scheme for FPGA IP Protection and Pay-Per-Device LicensingIEEE Transactions on Information Forensics and Security, 10
-
Ray Beaulieu, Douglas Shors, Jason Smith, Stefan Treatman-Clark, Bryan Weeks, Louis Wingers (2013)
The SIMON and SPECK Families of Lightweight Block CiphersCryptology ePrint Archive
-
Arnab Bag, Sikhar Patranabis, Debapriya Roy, Debdeep Mukhopadhyay (2018)
Cryptographically Secure Multi-Tenant Provisioning of FPGAsArXiv, abs/1802.04136
-
(2003)
Implementation of Security in Actel's ProASIC and ProASICP LU S Flash-Based FPGAs -
Shahed Quadir, Junlin Chen, Domenic Forte, N. Asadizanjani, S. Shahbazmohamadi, Lei Wang, J. Chandy, M. Tehranipoor (2016)
A Survey on Chip to System Reverse EngineeringACM J. Emerg. Technol. Comput. Syst., 13
-
(2012)
MIPSR 2000 -
Y. Dodis, R. Ostrovsky, L. Reyzin, Adam Smith (2004)
Fuzzy Extractors: How to Generate Strong Keys from Biometrics and Other Noisy DataIACR Cryptol. ePrint Arch., 2003
-
Roel Maes, Dries Schellekens, I. Verbauwhede (2012)
A Pay-per-Use Licensing Scheme for Hardware IP Cores in Recent SRAM-Based FPGAsIEEE Transactions on Information Forensics and Security, 7
-
Aydin Aysu, Ege Gulcan, Patrick Schaumont (2014)
SIMON Says, Break the Area Records for Symmetric Key Block Ciphers on FPGAsCryptology ePrint Archive
-
Animesh Chhotaray, Adib Nahiyan, Thomas Shrimpton, Domenic Forte, M. Tehranipoor (2017)
Standardizing Bad Cryptographic Practice: A Teardown of the IEEE Standard for Protecting Electronic-design Intellectual PropertyProceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security
-
Yevgeniy Dodis, Leonid Reyzin, Adam Smith (2004)
Fuzzy extractors: How to generate strong keys from biometrics and other noisy dataProceedings of the International Conference on the Theory and Applications of Cryptographic Techniques (EUROCRYPT’04)
-
Brice Colombier, Ugo Mureddu, Marek Laban, O. Petura, L. Bossuet, V. Fischer (2017)
Complete activation scheme for IP design protection -
Ujjwal Guin, Qihang Shi, Domenic Forte, M. Tehranipoor (2016)
FORTIS: A Comprehensive Solution for Establishing Forward Trust for Protecting IPs and ICsACM Trans. Design Autom. Electr. Syst., 21
-
S. Zalivaka, A. Puchkov, V. Klybik, A. Ivaniuk, Chip-Hong Chang (2016)
Multi-valued Arbiters for quality enhancement of PUF responses on FPGA implementation2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)
-
(2014)
Xilinx Plug-and-Play IP: Accelerating Productivity and Design Reuse -
K. Xiao, Domenic Forte, Y. Jin, R. Karri, S. Bhunia, M. Tehranipoor (2016)
Hardware TrojansACM Transactions on Design Automation of Electronic Systems (TODAES), 22
-
(2014)
FPGA Market—Global Industry Analysis, Size, Share -
E. Simpson, P. Schaumont (2006)
Offline Hardware/Software Authentication for Reconfigurable Platforms -
V. Klybik, A. Ivaniuk (2015)
Use of arbiter physical unclonable function to solve identification problem of digital devicesAutomatic Control and Computer Sciences, 49
-
(2008)
Protecting multiple cores in a single FPGA design -
J. Guajardo, Sandeep Kumar, G. Schrijen, P. Tuyls (2007)
Physical Unclonable Functions and Public-Key Crypto for FPGA IP Protection2007 International Conference on Field Programmable Logic and Applications
-
G. Suh, S. Devadas (2007)
Physical Unclonable Functions for Device Authentication and Secret Key Generation2007 44th ACM/IEEE Design Automation Conference
-
Jarrod Roy, F. Koushanfar, I. Markov (2008)
EPIC: Ending Piracy of Integrated Circuits2008 Design, Automation and Test in Europe
-
Debapriya Roy, S. Bhasin, S. Guilley, J. Danger, Debdeep Mukhopadhyay, X. Ngo, Zakaria Najm (2015)
Reconfigurable LUT: A Double Edged Sword for Security-Critical Applications -
Aydin Aysu, E. Gulcan, P. Schaumont (2014)
SIMON Says, Break the Area Records for Symmetric Key Block Ciphers on FPGAsIACR Cryptol. ePrint Arch., 2014
-
Brice Colombier, L. Bossuet, V. Fischer, D. Hély (2017)
Key Reconciliation Protocols for Error Correction of Silicon PUF ResponsesIEEE Transactions on Information Forensics and Security, 12
-
Y. Alkabani, F. Koushanfar (2008)
Active control and digital rights management of integrated circuit IP cores -
L. Bossuet, Brice Colombier (2016)
Comments on “A PUF-FSM Binding Scheme for FPGA IP Protection and Pay-per-Device Licensing”IEEE Transactions on Information Forensics and Security, 11
-
J. Guajardo, Sandeep Kumar, G. Schrijen, P. Tuyls (2007)
FPGA Intrinsic PUFs and Their Use for IP Protection -
K. Xiao, Md. Rahman, Domenic Forte, Yu Huang, Mei Su, M. Tehranipoor (2014)
Bit selection algorithm suitable for high-volume production of SRAM-PUF2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)
-
Transparency Market Research (2014)
FPGA Market—Global Industry Analysis, Size, Share, Growth, Trends and Forecast, 2014-2020Retrieved from https://www.transparencymarketresearch.com/field-programmable-gate-array.html.
-
M. Rostami, F. Koushanfar, R. Karri (2014)
A Primer on Hardware Security: Models, Methods, and MetricsProceedings of the IEEE, 102
-
Ray Beaulieu, Douglas Shors, Jason Smith, Stefan Treatman-Clark, B. Weeks, Louis Wingers (2013)
The SIMON and SPECK Families of Lightweight Block CiphersIACR Cryptol. ePrint Arch., 2013
-
Aria Shahverdi, Mostafa Taha, T. Eisenbarth (2015)
Silent Simon: A threshold implementation under 100 slices2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)
-
M. Tehranipoor, Ujjwal Guin, Domenic Forte (2015)
Counterfeit Integrated Circuits: Detection and Avoidance
- Publisher
- Association for Computing Machinery
- Copyright
- Copyright © 2019 ACM
- ISSN
- 1539-9087
- eISSN
- 1558-3465
- DOI
- 10.1145/3301307
- Publisher site
- See Article on Publisher Site
Abstract
With the popularity of modern FPGAs, the business of FPGA specific intellectual properties (IP) is expanding rapidly. This also brings in the concern of IP protection. FPGA vendors are making serious efforts toward IP protection, leading to standardization schemes like IEEE P1735. However, efficient techniques to prevent unauthorized overuse of IP still remain an open question. In this article, we propose a two-party IP protection scheme combining the re-configurable look-up table primitive of modern FPGAs with physically unclonable functions (PUF). The proposed scheme works with the assumption that the FPGA vendor provides the assurance of confidentiality and integrity of the developed IP. The proposed scheme is considerably lightweight compared to existing schemes, prevents overuse, and does not involve FPGA vendors or trusted third parties for IP licensing. The validation of the proposed scheme is done on MCNC’91 benchmark and third-party IPs like AES and lightweight MIPS processors.
Journal
ACM Transactions on Embedded Computing Systems (TECS) – Association for Computing Machinery
Published: Mar 18, 2019
Keywords: FPGA