Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

clfB-tree

clfB-tree Emerging byte-addressable non-volatile memory (NVRAM) is expected to replace block device storages as an alternative low-latency persistent storage device. If NVRAM is used as a persistent storage device, a cache line instead of a disk page will be the unit of data transfer, consistency, and durability. In this work, we design and develop clfB-tree—a B-tree structure whose tree node fits in a single cache line. We employ existing write combining store buffer and restricted transactional memory to provide a failure-atomic cache line write operation. Using the failure-atomic cache line write operations, we atomically update a clfB-tree node via a single cache line flush instruction without major changes in hardware. However, there exist many processors that do not provide SW interface for transactional memory. For those processors, our proposed clfB-tree achieves atomicity and consistency via in-place update, which requires maximum four cache line flushes. We evaluate the performance of clfB-tree on an NVRAM emulation board with ARM Cortex A-9 processor and a workstation that has Intel Xeon E7-4809 v3 processor. Our experimental results show clfB-tree outperforms wB-tree and CDDS B-tree by a large margin in terms of both insertion and search performance. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png ACM Transactions on Storage (TOS) Association for Computing Machinery

clfB-tree

Download PDF
17 pages

Loading next page...
 
/lp/association-for-computing-machinery/clfb-tree-itAM035O2p

References

References for this paper are not available at this time. We will be adding them shortly, thank you for your patience.

Publisher
Association for Computing Machinery
Copyright
Copyright © 2018 ACM
ISSN
1553-3077
eISSN
1553-3093
DOI
10.1145/3129263
Publisher site
See Article on Publisher Site

Abstract

Emerging byte-addressable non-volatile memory (NVRAM) is expected to replace block device storages as an alternative low-latency persistent storage device. If NVRAM is used as a persistent storage device, a cache line instead of a disk page will be the unit of data transfer, consistency, and durability. In this work, we design and develop clfB-tree—a B-tree structure whose tree node fits in a single cache line. We employ existing write combining store buffer and restricted transactional memory to provide a failure-atomic cache line write operation. Using the failure-atomic cache line write operations, we atomically update a clfB-tree node via a single cache line flush instruction without major changes in hardware. However, there exist many processors that do not provide SW interface for transactional memory. For those processors, our proposed clfB-tree achieves atomicity and consistency via in-place update, which requires maximum four cache line flushes. We evaluate the performance of clfB-tree on an NVRAM emulation board with ARM Cortex A-9 processor and a workstation that has Intel Xeon E7-4809 v3 processor. Our experimental results show clfB-tree outperforms wB-tree and CDDS B-tree by a large margin in terms of both insertion and search performance.

Journal

ACM Transactions on Storage (TOS) – Association for Computing Machinery

Published: Feb 26, 2018

Keywords: Non-volatile memory

References

  • Prefix B-trees
    Bayer, Rudolf; Unterauer, Karl
  • Persistent B+-Trees in non-volatile main memory
    Chen, Shimin; Jin, Qin
  • NV-Heaps: Making persisten objects fast and safe with next-generation, non-volatile memories
    Coburn, Joel; Caulfield, Adrian M.; Akel, Ameen; Grupp, Laura M.; Gupta, Rajesh K.; Jhala, Ranjit; Swanson, Steven
  • Better I/O through byte-addressable, persistent memory
    Condit, J.; Nightingale, E. B.; Frost, C.; Ipek, E.; Lee, B. C.; Burger, D.; Coetzee, D.
  • System software for persistent memory
    Dulloor, Subramanya R.; Kumar, Sanjay; Keshavamurthy, Anil; Lantz, Philip; Reddy, Dheeraj; Sankaran, Rajesh; Jackson, Jeff
  • Software persistent memory
    Guerra, Jorge; Marmol, Leonardo; Campello, Daniel; Crespo, Carlos; Rangaswami, Raju; Wei, Jinpeng
  • NVRAM-aware logging in transaction systems
    Huang, Jian; Schwan, Karsten; Qureshi, Moinuddin K.
  • HEAPO: Heap-based persistent object store
    Hwang, Taeho; Jung, Jaemin; Won, Youjip
  • Improving the storage performance of smartphones through journaling in non-volatile memory
    Kim, Dohee; Lee, Eunji; Ahn, Sungyong; Bahn, Hyokyung
  • Reducing excessive journaling overhead with small-sized NVRAM for mobile devices
    Kim, Junghoon; Min, Changwoo; Eom, Young Ik
  • Resolving journling of journal anomaly in android I/O: Multi-version B-tree with lazy split
    Kim, Wook-Hee; Nam, Beomseok; Park, Dongil; Won, Youjip
  • Unioning of the buffer cache and journaling layers with non-volatile memory
    Lee, Eunji; Bahn, Hyokyung; Noh, Sam H.
  • FPGA-based prototyping systems for emerging memory technologies
    Lee, Taemin; Kim, Dongki; Park, Hyunsun; Yoo, Sungjoo
  • WALDIO: Eliminating the filesystem journaling in resolving the journaling of journal anomaly
    Lee, Wongun; Lee, Keonwoo; Son, Hankeun; Kim, Wook-Hee; Nam, Beomseok; Won, Youjip
  • NVM duet: Unified working memory and persistent store architecture
    Liu, Ren-Shuo; Shen, De-Yu; Yang, Chia-Lin; Yu, Shun-Chih; Cheng-Yuan, ; Wang, Michael
  • Blurred persistence in transactional persistent memory
    Lu, Youyou; Shu, Jiwu; Sun, Long
  • Consistent, durable, and safe memory management for byte-addressable non volatile main memory
    Moraru, Iulian; Andersen, David G.; Kaminsky, Michael; Tolia, Niraj; Binkert, Nathan; Ranganathan, Parthasarathy
  • SQLite optimization with phase change memory for mobile applications
    Oh, Gihwan; Kim, Sangchul; Lee, Sang-Won; Moon, Bongki
  • FPTree: A hybrid SCM-DRAM persistent and concurrent B-tree for storage class memory
    Oukid, Ismail; Lasperas, Johan; Nica, Anisoara; Willhalm, Thomas; Lehner, Wolfgang
  • Memory persistency
    Pelley, Steven; Chen, Peter M.; Wenisch, Thomas F.
  • Consistent and durable data structures for non-volatile byte-addressable memory
    Venkataraman, Shivaram; Tolia, Niraj; Ranganathan, Parthasarathy; Campbell, Roy H.
  • Mnemosyne: Lightweight persistent memory
    Volos, Haris; Tack, Andres Jaan; Swift, Michael M.
  • Using restricted transactional memory to build a scalable in-memory database
    Wang, Zhaoguo; Qian, Hao; Li, Jinyang; Chen, Haibo
  • SCMFS: A file system for storage class memory
    Wu, Xiaojian; Reddy, A. L. Narasimha
  • NV-Tree: Reducing consistency const for NVM-based single level systems
    Yang, Jun; Wei, Qingsong; Chen, Cheng; Wang, Chundong; Yong, Khai Leong