Access the full text.
Sign up today, get DeepDyve free for 14 days.
A. Hoffmann, H. Meyr, R. Leupers (2002)
Architecture exploration for embedded processors with LISA
Niraj Shah, K. Keutzer (2002)
Network Processors: Origin of Species
P. Paulin, F. Karim, Paul Bromley (2001)
Network processors: a perspective on market requirements, processor architectures and embedded S/W toolsProceedings Design, Automation and Test in Europe. Conference and Exhibition 2001
O. Cheung, K. Tsoi, P. Leong, M. Leong (2001)
Tradeoffs in Parallel and Serial Implementations of the International Data Encryption Algorithm IDEA
V. Rajesh, R. Moona (1999)
Processor modeling for hardware software codesignProceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013)
(1999)
Network processor design for next-generation network equipment. Tech. rep., White Paper
D. Branstad, J. Gait, S. Katzke (1977)
Report of the Workshop on Cryptography in Support of Computer Security
(2001)
The worlds first 40 Gbps (OC-768) Network Processor. Presentation at Network Processor Forum
(1999)
Parallel eXpress Forwarding in the Cisco 10000 Edge Service Router. Tech. rep., White Paper
D. Lanneer, J. Praet, A. Kifli, Koen Schoofs, W. Geurts, F. Thoen, G. Goossens (1994)
Chess: retargetable code generation for embedded DSP processors
Article 12, Publication date: May 2007. ASIP Architecture Exploration for Efficient IPSec Encryption: A Case Study @BULLET 21
A. Halambi, P. Grun, Vijay Ganesh, A. Khare, N. Dutt, A. Nicolau (1999)
EXPRESSION: a language for architecture exploration through compiler/simulator retargetabilityDesign, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078)
T. Grotker (2002)
System Design with SystemC
S. Deering, R. Hinden (1995)
Internet Protocol, Version 6 (IPv6) SpecificationRFC, 2460
(2001)
MIPS Technologies http://www.mips.com. NATIONAL INSTITUTE FOR STANDARDS AND TECHNOLOGY (NIST)
(2005)
Received February ACM Transactions on Embedded Computing Systems
(2005)
Arctangent processor http://www.arc.com
(2001)
NVP: A Programmable OC-192c Powerplant
O. Mencer, M. Morf, M. Flynn (1998)
Hardware software tri-design of encryption for mobile communication unitsProceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181), 5
H. Feistel (1973)
Cryptography and Computer PrivacyScientific American, 228
(2000)
PRISM IQ2000
Stephen Kent, Randall Atkinson (1998)
Security Architecture for the Internet ProtocolRFC, 2401
Jerome Burke, J. McDonald, T. Austin (2000)
Architectural support for fast symmetric-key cryptography
B. Schneier (1998)
Twofish : A 128-bit block cipher
M. Hohenauer, H. Scharwächter, K. Karuri, Oliver Wahlen, Tim Kogel, R. Leupers, G. Ascheid, H. Meyr, G. Braun, Hans Someren (2004)
A methodology and tool suite for C compiler generation from ADL processor modelsProceedings Design, Automation and Test in Europe Conference and Exhibition, 2
ACE – Associated Computer Experts bv. The COSY Compiler Development Sys- tem http
Pawel Chodowiec, Po Khuon, K. Gaj (2001)
Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining
P. Biswas, Vinay Choudhary, K. Atasu, L. Pozzi, P. Ienne, N. Dutt (2004)
Introduction of local memory elements in instruction set extensionsProceedings. 41st Design Automation Conference, 2004.
(1999)
IBM network processor (IBM32NPR161EPXCAC100)
G. Braun, A. Nohl, A. Hoffmann, O. Schliebusch, R. Leupers, H. Meyr (2002)
A universal technique for fast and flexible instruction-set architecture simulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23
Richard Draves, A. Mankin, Brian Zill (1998)
Implementing IPv6 for Windows NT
R. Hinden, S. Deering (1995)
IP Version 6 Addressing ArchitectureRFC, 2373
R. Thayer, Naganand Doraswamy, R. Glenn (1998)
IP Security Document RoadmapRFC, 2411
Andreas Wieferink, Tim Kogel, R. Leupers, G. Ascheid, H. Meyr, G. Braun, A. Nohl (2004)
A system level processor/communication co-exploration methodology for multi-processor system-on-chip platformsProceedings Design, Automation and Test in Europe Conference and Exhibition, 2
(2001)
A monolithic packet processing machine
M. Leong, O. Cheung, K. Tsoi, P. Leong (2000)
A bit-serial implementation of the international data encryption algorithm IDEAProceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871)
A. Fauth, J. Praet, M. Freericks (1995)
Describing instruction set processors using nMLProceedings the European Design and Test Conference. ED&TC 1995
(2005)
The cosy compiler development system http:// www.ace.nl
(2002)
Intel IXP2800 network processor. Tech. rep., Product Brief
Víctor Villagrá
Security Architecture for the Internet Protocol : IPSEC
(2001)
Understanding network processors
O. Schliebusch, A. Chattopadhyay, R. Leupers, G. Ascheid, H. Meyr, M. Steinert, G. Braun, A. Nohl (2004)
RTL processor synthesis for architecture exploration and implementationProceedings Design, Automation and Test in Europe Conference and Exhibition, 3
(2001)
Compiler generation in PEAS-III: an ASIP development system
Application-Specific Instruction-Set Processors (ASIPs) are becoming increasingly popular in the world of customized, application-driven System-on-Chip (SoC) designs. Efficient ASIP design requires an iterative architecture exploration loop---gradual refinement of the processor architecture starting from an initial template. To accomplish this task, design automation tools are used to detect bottlenecks in embedded applications, to implement application-specific processor instructions, and to automatically generate the required software tools (such as instruction-set simulator, C-compiler, assembler, and profiler), as well as to synthesize the hardware. This paper describes an architecture exploration loop for an ASIP coprocessor that implements common encryption functionality used in symmetric block cipher algorithms for internet protocol security (IPSec). The coprocessor is accessed via shared memory and, as a consequence, our approach is easily adaptable to arbitrary main processor architectures. This paper presents the extended version of our case study that has been already published on the SCOPES conference in 2004. In both papers, a MIPS architecture is used as the main processor and Blowfish as encryption algorithm.
ACM Transactions on Embedded Computing Systems (TECS) – Association for Computing Machinery
Published: May 1, 2007
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.