Access the full text.
Sign up today, get DeepDyve free for 14 days.
(2007)
Hard real-time reconfiguration port scheduling Automation Test in Europe Conference Exhibition (DATE'07). 1–6
Juanjo Noguera, Rosa Badia (2002)
Dynamic run-time HW/SW scheduling techniques for reconfigurable architecturesProceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627)
(2009)
PlanAhead User Guide, UG632 (v11.4)
(2012)
Virtex-6 family overview
(2011)
Open Cores Newsletter. http://opencores.org/newsletter
M. Kao (2008)
Approximation Algorithm
(2011)
Quartus II Web Edition
(1999)
CoreConnect Bus Architecture, A 32-, 64-, 128-bit core on-chip bus standard
J. Sim, W. Wong, J. Teich (2009)
Optimal Placement-aware Trace-Based Scheduling of Hardware Reconfigurations for FPGA Accelerators2009 17th IEEE Symposium on Field Programmable Custom Computing Machines
S. Hauck (1998)
Configuration prefetch for single context reconfigurable coprocessors
Hayden So, R. Brodersen (2008)
File system access from reconfigurable FPGA hardware processes in BORPH2008 International Conference on Field Programmable Logic and Applications
(1990)
Aperiodic task scheduling for real-time systems
(2011)
Quartus II Web Edition. https://www.altera.com/download/software/quartus-ii-we
F. Dittmann, Stefan Frank (2007)
Hard Real-Time Reconfiguration Port Scheduling2007 Design, Automation & Test in Europe Conference & Exhibition
Xilinx (2012a)
MicroBlaze Processor Reference Guide, UG081 (v13http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_3/mb_ref_guide./pdf.
(2011)
Article 90, Publication date
Article 90, Publication date: February 2014
Xilinx
2012dVirtex-6 family overview
(2009)
Partitioning and Scheduling of Task Graphs on Partially Reconfigurable FPGAs
Xilinx (2012b)
Partial Reconfiguration User Guide, UG702 (v 14http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_1/ug702.pdf.
Chen Chang, J. Wawrzynek, R. Brodersen (2005)
BEE2: a high-end reconfigurable computing systemIEEE Design & Test of Computers, 22
(2007)
ReconOS: an RT
H. Kooti, E. Bozorgzadeh, S. Liao, L. Bao (2010)
Transition-aware real-time task scheduling for reconfigurable embedded systemsProceedings of the Design
S. Ghiasi, A. Nahapetian, M. Sarrafzadeh (2004)
An optimal algorithm for minimizing run-time reconfiguration delayACM Trans. Embed. Comput. Syst., 3
L. Belady (1966)
A Study of Replacement Algorithms for Virtual-Storage ComputerIBM Syst. J., 5
Zexin Pan, B. Wells (2008)
Hardware Supported Task Scheduling on Dynamically Reconfigurable SoC ArchitecturesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16
Zhiyuan Li, S. Hauck (2002)
Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation
(2011)
Nios II Processor: The World's Most Versatile Embedded Processor
(2004)
Dynamic Run - Time Hardware / Software Scheduling Techniques for Reconfigurable Architectures
Juanjo Noguera, Rosa Badia (2004)
Multitasking on reconfigurable architectures: microarchitecture support and dynamic schedulingACM Trans. Embed. Comput. Syst., 3
Enno Lübbers, M. Platzner (2007)
ReconOS: An RTOS Supporting Hard-and Software Threads2007 International Conference on Field Programmable Logic and Applications
H. Kooti, E. Bozorgzadeh, Shenghui Liao, L. Bao (2010)
Transition-aware real-time task scheduling for reconfigurable embedded systems2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)
Xilinx. 2012c. Virtex-5 FPGA User Guide
(2012)
Virtex-6 family overview, DS150 (v2.4)
(2011)
Stratix V FPGAS: Built for Bandwidth
A. Nahapetian, P. Brisk, S. Ghiasi, M. Sarrafzadeh (2009)
An approximation algorithm for scheduling on heterogeneous reconfigurable resourcesACM Trans. Embed. Comput. Syst., 9
(2011)
Open Cores Newsletter
(2005)
Local memory bus (LMB) v1.0 (v1.00a)
Hayden So, R. Brodersen (2008)
Runtime Filesystem Support for Reconfigurable FPGA Hardware Processes in BORPH2008 16th International Symposium on Field-Programmable Custom Computing Machines
Sudarshan Banerjee, E. Bozorgzadeh, N. Dutt (2009)
Exploiting Application Data-Parallelism on Dynamically Reconfigurable Architectures: Placement and Architectural ConsiderationsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17
Altera
2011cNios II Processor: The World's Most Versatile Embedded Processor. http://www.altera.com/products/ip/processors/nios2/ni2-index.html.
Klaus Danne, Roland Mühlenbernd, M. Platzner (2006)
Executing Hardware Tasks on Dynamically Reconfigurable Devices Under Real-Time Conditions2006 International Conference on Field Programmable Logic and Applications
Xilinx
2012cVirtex-5 FPGA User Guide
D. Göhringer, M. Hübner, Etienne Zeutebouo, J. Becker (2011)
Operating System for Runtime Reconfigurable Multiprocessor SystemsInt. J. Reconfigurable Comput., 2011
(2012)
Partial Reconfiguration User Guide
R. Cordone, F. Redaelli, M. Redaelli, M. Santambrogio, D. Sciuto (2009)
Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28
Xilinx (2005)
Local memory bus (LMB) v1http://www.xilinx.com/support/documentation/ip_documentation/lmb.pdf.
Built for Bandwidth. http://www.altera.com/products/devices/stratix-fpgas/ stratix-v/stxv-index.jsp
(1966)
A study of replacement algorith
K. Kavi, B. Buckles, Senior Member, U. Bhat (1986)
A Formal Definition of Data Flow Graph ModelsIEEE Transactions on Computers, C-35
(2010)
EDK
M. Fazlali, M. Sabeghi, A. Zakerolhosseini, K. Bertels (2010)
Efficient task scheduling for runtime reconfigurable systemsJ. Syst. Archit., 56
C. Steiger, Herbert Walder, M. Platzner, L. Thiele (2003)
Online scheduling and placement of real-time tasks to partially reconfigurable devicesRTSS 2003. 24th IEEE Real-Time Systems Symposium, 2003
(2012)
MicroBlaze Processor Reference Guide, UG081 (v13.4). http://www.xilinx.com/support/ documentation/sw manuals/xilinx13 3/mb ref guide
J. Clemente, Carlos González, J. Resano, D. Mozos (2010)
A task graph execution manager for reconfigurable multi-tasking systemsMicroprocess. Microsystems, 34
Klaus Danne, M. Platzner (2005)
A Heuristic Approach to Schedule Periodic Real-Time Tasks on Reconfigurable Hardware
This article presents a methodology for building real-time reconfigurable systems that ensures that all the temporal constraints of a set of applications are met while optimizing the utilization of the available reconfigurable resources. Starting from a static platform that meets all the real-time deadlines, our approach takes advantage of runtime reconfiguration in order to reduce the area needed while guaranteeing that all the deadlines are still met. This goal is achieved by identifying which tasks must be always ready for execution in order to meet the deadlines and by means of a methodology that also allows reducing the area requirements.
ACM Transactions on Embedded Computing Systems (TECS) – Association for Computing Machinery
Published: Mar 10, 2014
Keywords: FPGAs
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.