Access the full text.
Sign up today, get DeepDyve free for 14 days.
Loading next page...
/lp/association-for-computing-machinery/an-analytical-model-for-on-chip-interconnects-in-multimedia-embedded-uAnO0Kv5Ub
References (46)
-
C. Grecu, P. Pande, A. Ivanov, R. Saleh (2004)
Structured interconnect architecture: a solution for the non-scalability of bus-based SoCs -
Daniel Sánchez, George Michelogiannakis, C. Kozyrakis (2010)
An analysis of on-chip interconnection networks for large-scale chip multiprocessorsACM Trans. Archit. Code Optim., 7
-
G. Varatkar, R. Marculescu (2004)
On-chip traffic modeling and synthesis for MPEG-2 video applicationsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12
-
P. Pande, C. Grecu, Michael Jones, A. Ivanov, R. Saleh (2005)
Performance evaluation and design trade-offs for network-on-chip interconnect architecturesIEEE Transactions on Computers, 54
-
Yulei Wu, G. Min, M. Ould-Khaoua, H. Yin (2008)
Analytical Modelling of Pipelined Circuit Switching with Bursty and Hot-Spot Traffic2008 10th IEEE International Conference on High Performance Computing and Communications
-
(2008)
Survey of Network-on-chip Proposals -
Yulei Wu, G. Min, M. Ould-Khaoua, H. Yin (2011)
Modelling and analysis of pipelined circuit switching in interconnection networks with bursty traffic and hot-spot destinationsJ. Syst. Softw., 84
-
M. Ould-Khaoua, H. Sarbazi-Azad (2001)
An Analytical Model of Adaptive Wormhole Routing in Hypercubes in the Presence of Hot Spot TrafficIEEE Trans. Parallel Distributed Syst., 12
-
L. Kleinrock (1975)
Theory, Volume 1, Queueing Systems -
L. Benini, G. Micheli (2002)
Networks on Chips: A New SoC ParadigmComputer, 35
-
Huan-Kai Peng, Y. Lin (2010)
An optimal warning-zone-length assignment algorithm for real-time and multiple-QoS on-chip bus arbitrationACM Trans. Embed. Comput. Syst., 9
-
W. Dally, Brian Towles (2004)
Principles and Practices of Interconnection Networks -
K. Liu, Xinhua Ling, Xuemin Shen, J. Mark (2008)
Performance Analysis of Prioritized MAC in UWB WPAN With Bursty Multimedia TrafficIEEE Transactions on Vehicular Technology, 57
-
H. Lee, Ümit Ogras, R. Marculescu, N. Chang (2006)
Design space exploration and prototyping for on-chip multimedia applications2006 43rd ACM/IEEE Design Automation Conference
-
Yu Zhang, A. Jones (2009)
Non-uniform fat-meshes for chip multiprocessors2009 IEEE International Symposium on Parallel & Distributed Processing
-
K. Meier-Hellstern (1989)
The analysis of a queue arising in overflow modelsIEEE Trans. Commun., 37
-
By Heffes (1980)
A class of data traffic processes — covariance function characterization and related queuing resultsThe Bell System Technical Journal, 59
-
G. Varatkar, R. Marculescu (2002)
Traffic analysis for on-chip networks design of multimedia applicationsProceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)
-
M. Mirza-Aghatabar, S. Koohi, S. Hessabi, Massoud Pedram (2007)
An Empirical Investigation of Mesh and Torus NoC Topologies Under Different Routing Algorithms and Traffic Models10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)
-
M. Schroeder, A. Birrell, M. Burrows, H. Murray, R. Needham, T. Rodeheffer, E. Satterthwaite, C. Thacker (1991)
Autonet: A High-Speed, Self-Configuring Local Area Network Using Point-to-Point LinksIEEE J. Sel. Areas Commun., 9
-
On-Chip Interconnects in Multimedia Embedded Systems -
Xuan-Yi Lin, Yeh-Ching Chung, Tai-Yi Huang (2004)
A multiple LID routing scheme for fat-tree-based InfiniBand networks18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.
-
H. Sarbazi-Azad, M. Ould-Khaoua, L. Mackenzie (2001)
Analytical Modeling of Wormhole-Routed k-Ary n-Cubes in the Presence of Hot-Spot TrafficIEEE Trans. Computers, 50
-
G. Ascia, V. Catania, M. Palesi, Davide Patti (2008)
Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-ChipIEEE Transactions on Computers, 57
-
W. Dally, Brian Towles (2001)
Route packets, not wires: on-chip inteconnection networks -
Zhehui Wang, Jiang Xu, Xiaowen Wu, Yaoyao Ye, Wei Zhang, Weichen Liu, M. Nikdast, Xuan Wang, Zhe Wang (2012)
A novel low-waveguide-crossing floorplan for fat tree based optical networks-on-chip2012 Optical Interconnects Conference
-
Nachiket Kapre, Nikil Mehta, Michael DeLorimier, Raphael Rubin, Henry Barnor, M. Wilson, M. Wrighton, A. DeHon (2006)
Packet Switched vs. Time Multiplexed FPGA Overlay Networks2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
-
Deepak Majeti, Aditya Pasalapudi, K. Yalamanchili (2009)
Low Energy Tree Based Network on Chip Architectures Using Homogeneous Routers for Bandwidth and Latency Constrained Multimedia Applications2009 Second International Conference on Emerging Trends in Engineering & Technology
-
T. Bjerregaard, S. Mahadevan (2006)
A survey of research and practices of Network-on-chipACM Comput. Surv., 38
-
R. Marculescu, Ümit Ogras, L. Peh, Natalie Jerger, Y. Hoskote (2009)
Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit PerspectivesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28
-
W. Dally, Brian Towles (2001)
Route packets, not wires: on-chip interconnection networksProceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)
-
W. Fischer, K. Meier-Hellstern (1993)
The Markov-Modulated Poisson Process (MMPP) CookbookPerform. Evaluation, 18
-
Avinash Kodi, Ashwini Sarathy, A. Louri (2008)
Adaptive Channel Buffers in On-Chip Interconnection Networks— A Power and Performance AnalysisIEEE Transactions on Computers, 57
-
J. Duato, S. Yalamanchili, Ni Lionel (2002)
Interconnection Networks: An Engineering Approach -
Yong Xiong, S. Liu, P. Sun (2001)
On the defense of the distributed denial of service attacks: an on-off feedback control approachIEEE Trans. Syst. Man Cybern. Part A, 31
-
B. Javadi, M. Akbari, J. Abawajy (2006)
A performance model for analysis of heterogeneous multi-cluster systemsParallel Comput., 32
-
G. Pfister, Senior Member, V. Norton (1985)
“Hot spot” contention and combining in multistage interconnection networksIEEE Transactions on Computers, C-34
-
Hiroki Matsutani, M. Koibuchi, Yutaka Yamada, D. Hsu, H. Amano (2007)
Fat H-Tree: A Cost-Efficient Tree-Based On-Chip NetworkIEEE Transactions on Parallel and Distributed Systems, 20
-
G. Min, M. Ould-Khaoua (2004)
Performance modelling and evaluation of virtual channels in multicomputer networks with bursty trafficPerform. Evaluation, 58
-
H. Heffes, D. Lucantoni (1986)
A Markov Modulated Characterization of Packetized Voice and Data Traffic and Related Statistical Multiplexer PerformanceIEEE J. Sel. Areas Commun., 4
-
H. Ferng, Jin-Fu Chang (2001)
Connection-wise end-to-end performance analysis of queueing networks with MMPP inputsPerform. Evaluation, 43
-
Ümit Ogras, R. Marculescu (2008)
Analysis and optimization of prediction-based flow control in networks-on-chipACM Trans. Design Autom. Electr. Syst., 13
-
Sami Taktak, Emmanuelle Encrenaz-Tiphène, J. Desbarbieux (2006)
A Tool for Automatic Detection of Deadlock in Wormhole Networks on Chip2006 IEEE International High Level Design Validation and Test Workshop
-
M. Moadeli, A. Shahrabi, W. Vanderbauwhede, Partha Maji (2007)
An Analytical Performance Model for the Spidergon NoC21st International Conference on Advanced Information Networking and Applications (AINA '07)
-
R. Cigno (2019)
Queueing SystemsIntroduction to Stochastic Processes and Simulation
-
S. Shah-Heydari, T. Le-Ngoc (2000)
MMPP models for multimedia trafficTelecommunication Systems, 15
- Publisher
- Association for Computing Machinery
- Copyright
- Copyright © 2013 by ACM Inc.
- ISSN
- 1539-9087
- DOI
- 10.1145/2536747.2536751
- Publisher site
- See Article on Publisher Site
Abstract
An Analytical Model for On-Chip Interconnects in Multimedia Embedded Systems YULEI WU, Chinese Academy of Sciences GEYONG MIN, University of Bradford DAKAI ZHU, University of Texas at San Antonio LAURENCE T. YANG, St. Francis Xavier University The traffic pattern has significant impact on the performance of network-on-chip. Many recent studies have shown that multimedia applications can be supported in on-chip interconnects. Driven by the motivation of evaluating on-chip interconnects in multimedia embedded systems, a new analytical model is proposed to investigate the performance of the fat-tree based on-chip interconnection network under bursty multimedia traffic and nonuniform message destinations. Extensive simulation experiments are conducted to validate the accuracy of the model, which is then adopted as a cost-efficient tool to investigate the effects of bursty multimedia traffic with nonuniform destinations on the network performance. Categories and Subject Descriptors: C.2.1 [Computer-Communication Networks]: Network Architecture and Design; C.4 [Performance of Systems] General Terms: Performance Additional Key Words and Phrases: Networks-on-Chip, bursty multimedia traffic, nonuniform destination distributions, analytical modeling ACM Reference Format: Wu, Y., Min, G., Zhu, D., and Yang, L. T. 2013. An analytical model for on-chip interconnects in multimedia embedded systems. ACM Trans. Embedd. Comput. Syst. 13, 1s, Article 29
Journal
ACM Transactions on Embedded Computing Systems (TECS) – Association for Computing Machinery
Published: Nov 1, 2013