Access the full text.
Sign up today, get DeepDyve free for 14 days.
N. Goel, Anshul Kumar, P. Panda (2007)
Power Reduction in VLIW Processor with Compiler Driven Bypass Network20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)
Yuan Xie, W. Wolf, H. Lekatsas (2006)
Code compression for embedded VLIW processors using variable-to-fixed codingIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14
C. Hsu, U. Kremer, M. Hsiao (2001)
Compiler-directed dynamic voltage/frequency scheduling for energy reduction in microprocessorsISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581)
T. Jungeblut, Gregor Sievers, Mario Porrmann, U. Rückert (2010)
Design Space Exploration for Memory Subsystems of VLIW Architectures2010 IEEE Fifth International Conference on Networking, Architecture, and Storage
J. Daemen, V. Rijmen (2002)
The Design of Rijndael: AES - The Advanced Encryption Standard
A. Viterbi (1967)
Error bounds for convolutional codes and an asymptotically optimum decoding algorithmIEEE Trans. Inf. Theory, 13
Mario Porrmann, J. Hagemeyer, J. Romoth, Manuel Strugholtz, C. Pohl (2009)
RAPTOR - A Scalable Platform for Rapid Prototyping and FPGA-based Cluster Computing
J. Fisher, P. Faraboschi, C. Young (2009)
VLIW processors: once blue sky, now commonplaceIEEE Solid-State Circuits Magazine, 1
Mary Brown, Y. Patt (2002)
Using internal redundant representations and limited bypass to support pipelined adders and register filesProceedings Eighth International Symposium on High Performance Computer Architecture
M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, R. Zafalon (2002)
Low-power data forwarding for VLIW embedded architecturesIEEE Trans. Very Large Scale Integr. Syst., 10
A Systematic Approach for Optimized Bypass Configurations for Embedded Processors 18
Joseph Fisher (2009)
Retrospective: very long instruction word archtectures and the ELI-512IEEE Solid-State Circuits Magazine, 1
P. Ekdahl, T. Johansson (2000)
SNOW - A new stream cipher
J. Daemen, V. Rijmen (2020)
The Advanced Encryption Standard ProcessInformation Security and Cryptography
I. Richardson (2010)
The H.264 Advanced Video Compression Standard
Cyclic Codes for Error Detection *
Pritpal Ahuja, D. Clark, Anne Rogers (1995)
The performance impact of incomplete bypassing in processor pipelinesProceedings of the 28th Annual International Symposium on Microarchitecture
(2011)
Received February
A. Terechko, Manish Garg, H. Corporaal (2005)
Evaluation of speed and area of clustered VLIW processors18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design
I. Richardson (2010)
The H.264 Advanced Video Compression Standard: Richardson/The H.264 Advanced Video Compression Standard
J. Fisher (1983)
Very Long Instruction Word architectures and the ELI-512
C. Lung, Hai-Chi Hsiao, Zi-Yi Zeng, Shih-Chieh Chang (2010)
LP-based multi-mode multi-corner clock skew optimizationProceedings of 2010 International Symposium on VLSI Design, Automation and Test
(2013)
A systematic approach for optimized bypass configurations for application - specific embedded processors
(2009)
VLIW processors: From blue sky to best buy
R. Dreesen, T. Jungeblut, Michael Thies, Mario Porrmann, U. Kastens, U. Rückert (2009)
A Synchronization Method for Register Traces of Pipelined Processors
(2009)
Design space exploration for next generation wireless technologies
Kevin Fan, Nathan Clark, Michael Chu, K. Manjunath, Rajiv Ravindran, M. Smelyanskiy, S. Mahlke (2003)
Systematic register bypass customization for application-specific processorsProceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003
S. Bose (2011)
Fast Fourier TransformStarting Digital Signal Processing in Telecommunication Engineering
U. Kastens, Dinh Le, A. Slowik, Michael Thies (2004)
Feedback driven instruction-set extension
T. Jungeblut, Christoph Puttmann, R. Dreesen, Mario Porrmann, Michael Thies, U. Rückert, U. Kastens (2010)
Resource efficiency of hardware extensions of a 4-issue VLIW processor for elliptic curve cryptographyAdvances in Radio Science, 8
T. Jungeblut, R. Dreesen, Mario Porrmann, Michael Thies, U. Rückert, U. Kastens (2010)
A Framework for the Design Space Exploration of Software-Defined Radio Applications
R. Weicker (1984)
Dhrystone: a synthetic systems programming benchmarkCommun. ACM, 27
Michael Hussmann, Michael Thies, U. Kastens (2005)
Parallelizing Compilation through Load-Time Scheduling for a Superscalar Processor Family
A Systematic Approach for Optimized Bypass Configurations for Application-Specific Embedded Processors ¨ THORSTEN JUNGEBLUT and BORIS HUBENER, Bielefeld University MARIO PORRMANN, University of Paderborn ¨ ULRICH RUCKERT, Bielefeld University The diversity of today's mobile applications requires embedded processor cores with a high resource efficiency, that means, the devices should provide a high performance at low area requirements and power consumption. The fine-grained parallelism supported by multiple functional units of VLIW architectures offers a high throughput at reasonable low clock frequencies compared to single-core RISC processors. To efficiently utilize the processor pipeline, common system architectures have to cope with data hazards due to data dependencies between consecutive operations. On the one hand, such hazards can be resolved by complex forwarding circuits (i.e., a pipeline bypass) which forward intermediate results to a subsequent instruction. On the other hand, the pipeline bypass can strongly affect or even dominate the total resource requirements and degrade the maximum clock frequency. In this work the CoreVA VLIW architecture is used for the development and the analysis of application-specific bypass configurations. It is shown that many paths of a comprehensive bypass system are rarely used and may not be required for certain applications. For this
ACM Transactions on Embedded Computing Systems (TECS) – Association for Computing Machinery
Published: Sep 1, 2013
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.