Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

A Synthesis Algorithm for Reconfigurable Single-Electron Transistor Arrays

A Synthesis Algorithm for Reconfigurable Single-Electron Transistor Arrays A Synthesis Algorithm for Reconfigurable Single-Electron Transistor Arrays YUNG-CHIH CHEN, Chung Yuan Christian University SOUMYA EACHEMPATI, Intel Corporation CHUN-YAO WANG, National Tsing Hua University SUMAN DATTA, YUAN XIE, and VIJAYKRISHNAN NARAYANAN, Pennsylvania State University Reducing power consumption has become one of the primary challenges in chip design, and therefore significant efforts are being devoted to find holistic solutions on power reduction from the device level up to the system level. Among a plethora of low power devices that are being explored, single-electron transistors (SETs) at room temperature are particularly attractive. Although prior work has proposed a binary decision diagram-based reconfigurable logic architecture using SETs, it lacks an automatic synthesis algorithm for the architecture. Consequently, in this work, we develop a product-term-based approach that synthesizes a logic circuit by mapping all its product terms into the SET architecture. The experimental results show the effectiveness and efficiency of the proposed approach on a set of MCNC benchmarks. Categories and Subject Descriptors: B.6.3 [Logic Design]: Design Aids--Automatic synthesis General Terms: Algorithms Additional Key Words and Phrases: Automatic synthesis, binary decision diagram, single-electron transistor ACM Reference Format: Chen, Y.-C., Eachempati, S., Wang, C.-Y., Datta, S., Xie, Y., and Narayanan, V. 2013. A http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png ACM Journal on Emerging Technologies in Computing Systems (JETC) Association for Computing Machinery

Loading next page...
 
/lp/association-for-computing-machinery/a-synthesis-algorithm-for-reconfigurable-single-electron-transistor-t0bpCy8luZ

References

References for this paper are not available at this time. We will be adding them shortly, thank you for your patience.

Publisher
Association for Computing Machinery
Copyright
Copyright © 2013 by ACM Inc.
ISSN
1550-4832
DOI
10.1145/2422094.2422099
Publisher site
See Article on Publisher Site

Abstract

A Synthesis Algorithm for Reconfigurable Single-Electron Transistor Arrays YUNG-CHIH CHEN, Chung Yuan Christian University SOUMYA EACHEMPATI, Intel Corporation CHUN-YAO WANG, National Tsing Hua University SUMAN DATTA, YUAN XIE, and VIJAYKRISHNAN NARAYANAN, Pennsylvania State University Reducing power consumption has become one of the primary challenges in chip design, and therefore significant efforts are being devoted to find holistic solutions on power reduction from the device level up to the system level. Among a plethora of low power devices that are being explored, single-electron transistors (SETs) at room temperature are particularly attractive. Although prior work has proposed a binary decision diagram-based reconfigurable logic architecture using SETs, it lacks an automatic synthesis algorithm for the architecture. Consequently, in this work, we develop a product-term-based approach that synthesizes a logic circuit by mapping all its product terms into the SET architecture. The experimental results show the effectiveness and efficiency of the proposed approach on a set of MCNC benchmarks. Categories and Subject Descriptors: B.6.3 [Logic Design]: Design Aids--Automatic synthesis General Terms: Algorithms Additional Key Words and Phrases: Automatic synthesis, binary decision diagram, single-electron transistor ACM Reference Format: Chen, Y.-C., Eachempati, S., Wang, C.-Y., Datta, S., Xie, Y., and Narayanan, V. 2013. A

Journal

ACM Journal on Emerging Technologies in Computing Systems (JETC)Association for Computing Machinery

Published: Feb 1, 2013

There are no references for this article.