Access the full text.
Sign up today, get DeepDyve free for 14 days.
(2011)
Reversible logic synthesis benchmarks page
Guowu Yang, Fei Xie, W. Hung, Xiaoyu Song, M. Perkowski (2011)
Realization and synthesis of reversible functionsTheor. Comput. Sci., 412
Article 29, Pub. date: December 2014. Synthesis Algorithm for 4-Bit Reversible Logic Circuits
M. Szyprowski, P. Kerntopf (2011)
Reducing Quantum Cost in Reversible Toffoli CircuitsArXiv, abs/1105.5831
Montek Singh, S. Nowick (2010)
ACM Journal on Emerging Technologies in Computing SystemsACM Trans. Design Autom. Electr. Syst., 16
A. Younes (2011)
Detection and Elimination of Non-Trivial Reversible IdentitiesInternational Journal of Computer Science, Engineering and Applications, 2
Guowu Yang, Xiaoyu Song, W. Hung, M. Perkowski (2008)
Bi-Directional Synthesis of 4-Bit Reversible CircuitsComput. J., 51
Pallav Gupta, Abhinav Agrawal, N. Jha (2006)
An Algorithm for Synthesis of Reversible Logic CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25
(1986)
Quantum mechanical computers. Found. Phys
Mehdi Saeedi, I. Markov (2011)
Synthesis and optimization of reversible circuits—a surveyACM Comput. Surv., 45
(2012)
Two-stage approach to the minimization of quantum circuits based on ESOP minimization and addition of a single ancilla qubit
A. Peres (1985)
Reversible logic and quantum computers.Physical review. A, General physics, 32 6
(2013)
Received September
Zhiqiang Li, Hanwu Chen, Baowen Xu, Wenjie Liu, Xiaoyu Song, Xiling Xue (2008)
Fast algorithm for 4-qubit reversible logic circuits synthesis2008 IEEE Congress on Evolutionary Computation (IEEE World Congress on Computational Intelligence)
R. Wille, Daniel Große, Lisa Teuber, G. Dueck, R. Drechsler (2008)
RevLib: An Online Resource for Reversible Functions and Reversible Circuits38th International Symposium on Multiple Valued Logic (ismvl 2008)
Zhiqiang Li, Hanwu Chen, Xiaoyu Song (2012)
Efficient Synthesis of Optimal 3-qubit Reversible Circuits Using Bit OperationInternational Journal of Digital Content Technology and Its Applications, 6
Zhiqiang Li, Hanwu Chen, Guowu Yang, Wenjie Liu (2013)
Efficient Algorithms for Optimal 4-Bit Reversible Logic System SynthesisJ. Appl. Math., 2013
Mehdi Saeedi, M. Zamani, M. Sedighi (2007)
On the Behavior of Substitution-based Reversible Circuit Synthesis Algorithms: Investigation and ImprovementIEEE Computer Society Annual Symposium on VLSI (ISVLSI '07)
M. Perkowski, L. Józwiak, P. Kerntopf, A. Mishchenko, Anas Al-Rabadi, A. Coppola, A. Buller, Xiaoyu Song, S. Yanushkevich, V. Shmerko, M. Chrzanowska-Jeske, Mozammel Khan (2001)
A General Decomposition for Reversible Logic
D. Maslov, Mehdi Saeedi (2011)
Reversible Circuit Optimization Via Leaving the Boolean DomainIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 30
D.M. Miller (2002)
Spectral and two-place decomposition techniques in reversible logicThe 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002., 2
(2013)
An approach to synthesis of reversible circuits based on combination of methods
O. Golubitsky, S. Falconer, D. Maslov (2010)
Synthesis of the optimal 4-bit reversible circuitsDesign Automation Conference
O. Golubitsky, D. Maslov (2011)
A Study of Optimal 4-Bit Reversible Toffoli Circuits and Their SynthesisIEEE Transactions on Computers, 61
Aditya Prasad, V. Shende, I. Markov, J. Hayes, K. Patel (2006)
Data structures and algorithms for simplifying reversible circuitsACM J. Emerg. Technol. Comput. Syst., 2
A Synthesis Algorithm for 4-Bit Reversible Logic Circuits with Minimum Quantum Cost ZHIQIANG LI, Yangzhou University HANWU CHEN, Southeast University XIAOYU SONG and MAREK PERKOWSKI, Portland State University This article presents an algorithm which can quickly find the exact minimum solution to almost all of 4-bit reversible functions. We assume minimization of quantum cost (MQC). This algorithm is designed in the most memory-efficient way, or it will quickly run out of memory. Therefore, we construct the shortest coding of permutations, the topological compression and flexible data structures for the memory savings. First, hash tables are used for all 8-gate 4-bit circuits with the minimization of gate count (MGC) by using the GT library (with NOT, CNOT, Toffoli and Toffoli-4 gates). Second, we merge and split the hash tables, thus generating a single longer hash table for high-performance. Third, we synthesize these circuits with MQC by using the GTP library (with GT, Peres, and Inverted Peres gates) based on the hash table. Finally, according to the comparison of the QC of circuits, the algorithm can quickly converge for any 4-bit reversible circuit with MQC. By synthesizing all benchmark functions, in comparison with Szyprowski and Kerntopf [2011], the running time
ACM Journal on Emerging Technologies in Computing Systems (JETC) – Association for Computing Machinery
Published: Dec 30, 2014
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.