Access the full text.
Sign up today, get DeepDyve free for 14 days.
V. Lapinskii, M. Jacome, G. Veciana (2002)
Cluster assignment for high-performance embedded VLIW processorsACM Trans. Design Autom. Electr. Syst., 7
Mark Heffernan, K. Wilken, Ghassan Shobaki (2006)
Data-Dependency Graph Transformations for Superblock Scheduling2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06)
Yeh-Ching Chung, Chia-Cheng Liu, Jenshiuh Liu (1995)
Applications and Performance Analysis of An Optimization Approach for List Scheduling Algorithms on Distributed Memory MultiprocessorsJ. Inf. Sci. Eng., 11
Mirza Beg, P. Beek (2011)
A Constraint Programming Approach for Instruction Assignment2011 15th Workshop on Interaction between Compilers and Computer Architectures
Michael Chu, S. Mahlke (2006)
Compiler-directed data partitioning for muiticluster processorsInternational Symposium on Code Generation and Optimization (CGO'06)
A. Terechko (2007)
Clustered VLIW architectures : a quantitative approach
R. Leupers (2000)
Instruction scheduling for clustered VLIW DSPsProceedings 2000 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00622)
Andrzej Bednarski, C. Kessler (2006)
Optimal Integrated VLIW Code Generation with Integer Linear Programming
Tyrel Russell, A. Malik, Michael Chase, P. Beek (2009)
Learning Heuristics for the Superblock Instruction Scheduling ProblemIEEE Transactions on Knowledge and Data Engineering, 21
Michael Chu, Rajiv Ravindran, S. Mahlke (2007)
Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007)
(2002)
Instruction Scheduling in the Tobey Compiler
P. Faraboschi, G. Desoli, J. Fisher, Uhjlvwhu Edqgzlgwk, Vlqfh Slfdo, Rshudwlrq Uhtxluhv, Uhjlvwhu Dffhvvhv, D. Lvvxh, Vxshuvfdodu, Pljkw Uhtxluh, Shu Foh, Phgld Surfhvvru, Pljkw Dffhvvhv, Fhqwudo Uhjlvwhu, Iloh Ehfrphv (1998)
Clustered Instruction-Level Parallel Processors
J. Benders (2005)
Partitioning procedures for solving mixed-variables programming problemsComputational Management Science, 2
K. Rich, M. Farrens (2000)
Code Partitioning in Decoupled Compilers
Ghassan Shobaki, K. Wilken (2004)
Optimal Superblock Scheduling Using Enumeration37th International Symposium on Microarchitecture (MICRO-37'04)
(2004)
Balanced Graph Partitioning
Akimasa Yoshida (2006)
An overlapping task assignment scheme for hierarchical coarse-grain task parallel processing: Research ArticlesConcurrency and Computation: Practice and Experience, 18
Walter Lee, R. Barua, M. Frank, D. Srikrishna, J. Babb, Vivek Sarkar, Saman Amarasinghe (1998)
Space-time scheduling of instruction-level parallelism on a raw machine
J. Codina, Jesús Sánchez, Antonio González (2001)
A unified modulo scheduling and register allocation technique for clustered processorsProceedings 2001 International Conference on Parallel Architectures and Compilation Techniques
Mark Heffernan, K. Wilken (2005)
Data-Dependency Graph Transformations for Instruction SchedulingJournal of Scheduling, 8
B. Hendrickson, R. Leland (1995)
A Multi-Level Algorithm For Partitioning GraphsProceedings of the IEEE/ACM SC95 Conference
E. Nystrom, A. Eichenberger (1998)
Effective cluster assignment for modulo schedulingProceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture
A. Malik, Jim McInnes, P. Beek (2006)
Optimal Basic Block Instruction Scheduling for Multiple-Issue Processors Using Constraing Programming2006 18th IEEE International Conference on Tools with Artificial Intelligence (ICTAI'06)
T. Bjerregaard, S. Mahadevan (2006)
A survey of research and practices of Network-on-chipACM Comput. Surv., 38
Jesús Sánchez, Antonio González (2000)
Instruction scheduling for clustered VLIW architecturesProceedings 13th International Symposium on System Synthesis
Michael Chu, Kevin Fan, S. Mahlke (2003)
Region-based hierarchical operation partitioning for multicluster processors
J. Fisher, P. Faraboschi, C. Young (2004)
Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools
Mattias Eriksson, C. Kessler (2008)
Integrated Modulo Scheduling for Clustered VLIW Architectures
C. Kessler, Andrzej Bednarski (2006)
Optimal integrated code generation for VLIW architecturesConcurrency and Computation: Practice and Experience, 18
(2011)
The architecture for the digital world
F. Rossi, P. Beek, T. Walsh (2006)
Handbook of Constraint Programming, 2
Rahul Nagpal, Y. Srikant (2004)
Integrated temporal and spatial scheduling for extended operand clustered VLIW processors
G. Karypis, Vipin Kumar (1998)
A Fast and High Quality Multilevel Scheme for Partitioning Irregular GraphsSIAM J. Sci. Comput., 20
(2002)
A Theoretical and Practical Approach to Instruction Scheduling on Spatial Architectures
A. Terechko, H. Corporaal (2007)
Inter-cluster communication in VLIW architecturesACM Trans. Archit. Code Optim., 4
G. Dantzig, P. Wolfe (1960)
Decomposition Principle for Linear ProgramsOperations Research, 8
Aneesh Aggarwal, M. Franklin (2001)
Scalability aspects of instruction distribution algorithms for clustered processorsIEEE Transactions on Parallel and Distributed Systems, 16
J. Ellis (1986)
Bulldog: A Compiler for VLIW Architectures
Cheng Luo, Yuebin Bai, Cong Xu, Liang Zhang (2009)
FCCM: A Novel Inter-Core Communication Mechanism in Multi-Core Platform2009 First International Conference on Information Science and Engineering
Konstantin Andreev, Harald Räcke (2004)
Balanced Graph PartitioningTheory of Computing Systems, 39
John Owens, W. Dally, R. Ho, D. Jayasimha, S. Keckler, L. Peh (2007)
Research Challenges for On-Chip Interconnection NetworksIEEE Micro, 27
A. Malik, Michael Chase, Tyrel Russell, P. Beek (2008)
An Application of Constraint Programming to Superblock Instruction Scheduling
Rahul Nagpal, Y. Srikant (2008)
Pragmatic integrated scheduling for clustered VLIW architecturesSoftware: Practice and Experience, 38
(1996)
The PowerPC Compiler Writers Guide, Warthman Associates
D. Puppin, M. Stephenson, Saman Amarasinghe (2002)
Convergent scheduling35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.
Joan-Manuel Parcerisa, J. Sahuquillo, Antonio González, J. Duato (2002)
Efficient interconnects for clustered microarchitecturesProceedings.International Conference on Parallel Architectures and Compilation Techniques
A Constraint Programming Approach for Integrated Spatial and Temporal Scheduling for Clustered Architectures MIRZA BEG and PETER VAN BEEK, University of Waterloo Many embedded processors use clustering to scale up instruction-level parallelism in a cost-effective manner. In a clustered architecture, the registers and functional units are partitioned into smaller units and clusters communicate through register-to-register copy operations. Texas Instruments, for example, has a series of architectures for embedded processors which are clustered. Such an architecture places a heavier burden on the compiler, which must now assign instructions to clusters (spatial scheduling), assign instructions to cycles (temporal scheduling), and schedule copy operations to move data between clusters. We consider instruction scheduling of local blocks of code on clustered architectures to improve performance. Scheduling for space and time is known to be a hard problem. Previous work has proposed greedy approaches based on list scheduling to simultaneously perform spatial and temporal scheduling and phased approaches based on first partitioning a block of code to do spatial assignment and then performing temporal scheduling. Greedy approaches risk making mistakes that are then costly to recover from, and partitioning approaches suffer from the wellknown phase ordering problem. In this article, we present a
ACM Transactions on Embedded Computing Systems (TECS) – Association for Computing Machinery
Published: Aug 1, 2013
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.